A configurable architecture for fast moments computation
In this paper, we present a single-chip architecture for generating a full set of geometric moments using digital filters. Other types of moments such as Zernike and Tchebichef moments can also be implemented. The architecture can be configured for any order of geometric moments and image spatial re...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
SPRINGER, 233 SPRING ST, NEW YORK, NY 10013 USA
2015
|
| Subjects: | |
| Online Access: | http://eprints.um.edu.my/13812/1/A_Configurable_Architecture_for_Fast_Moments_Computation.pdf http://eprints.um.edu.my/13812/ http://link.springer.com/article/10.1007/s11265-013-0857-9 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Universiti Malaya |
| Language: | English |
| Summary: | In this paper, we present a single-chip architecture for generating a full set of geometric moments using digital filters. Other types of moments such as Zernike and Tchebichef moments can also be implemented. The architecture can be configured for any order of geometric moments and image spatial resolution at run time. The use of a single-scaler method and reusable hardware resources enables higher order moments to be computed. The incorporation of two-level pipelining and masking techniques further increases the throughput. Realized in a field-programmable gate array, the design is capable of processing sixty 512 x 512 8-bit-pixel images per second at 20 MHz, generating (59 + 59) orders of geometric moments (3,600 moments). The maximum round-off error is approximately 1 . |
|---|