Enhance IIR implementation on FPGA using systolic approach for fast processing and better throughput

Enhance IIR implementation on FPGA using systolic approach for fast processing and better throughput

Access is limited to UniMAP community.

Saved in:
Bibliographic Details
Main Author: Muhammad Fathi, Mohamad shakri
Other Authors: Dr. Muataz Hameed Salih Al-Doori
Format: Learning Object
Language:English
Published: Universiti Malaysia Perlis (UniMAP) 2016
Subjects:
IIR filter
Systolic approach
Latency
Nios II embedded evaluation kit (NEEK)
Online Access:http://dspace.unimap.edu.my:80/xmlui/handle/123456789/41802
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Universiti Malaysia Perlis
Language: English
Be the first to leave a comment!
You must be logged in first

Similar Items