FSM based green memory design and its implementation on ultrascale plus FPGA

In this work, we are going to design a memory using Verilog programming in Vivado 2018.3 Integrated Development Environment and implement it on Kintex UltraScale+ FPGA. In order to make it green, we are reducing power dissipation of our design using power supply settings of UltraScale FPGA that supp...

Full description

Saved in:
Bibliographic Details
Main Authors: Pandey B., Mohamed R.R., Tomar G.S., Hussain D.M.A., Baker El-Biary Y.A.
Other Authors: 57203239026
Format: Article
Published: Innovare Academics Sciences Pvt. Ltd 2023
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Universiti Tenaga Nasional