Embedded Parallel Systolic Architecture For Multi-Filtering Techniques Using FPGA.

Computing systems typically suffer from delay in data processing.

Saved in:

Bibliographic Details
Main Authors:	H. Salih, Muataz, Arshad, M. R.
Format:	Conference or Workshop Item
Language:	English
Published:	2010
Subjects:	TK1-9971 Electrical engineering. Electronics. Nuclear engineering
Online Access:	http://eprints.usm.my/21979/1/T380.pdf http://eprints.usm.my/21979/
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	Universiti Sains Malaysia
Language:	English

id	my.usm.eprints.21979
record_format	eprints
spelling	my.usm.eprints.21979 http://eprints.usm.my/21979/ Embedded Parallel Systolic Architecture For Multi-Filtering Techniques Using FPGA. H. Salih, Muataz Arshad, M. R. TK1-9971 Electrical engineering. Electronics. Nuclear engineering Computing systems typically suffer from delay in data processing. 2010 Conference or Workshop Item PeerReviewed application/pdf en http://eprints.usm.my/21979/1/T380.pdf H. Salih, Muataz and Arshad, M. R. (2010) Embedded Parallel Systolic Architecture For Multi-Filtering Techniques Using FPGA. In: 2010 2nd International Conference on Electronic Computer Technology (ICECT 2010).
institution	Universiti Sains Malaysia
building	Hamzah Sendut Library
collection	Institutional Repository
continent	Asia
country	Malaysia
content_provider	Universiti Sains Malaysia
content_source	USM Institutional Repository
url_provider	http://eprints.usm.my/
language	English
topic	TK1-9971 Electrical engineering. Electronics. Nuclear engineering
spellingShingle	TK1-9971 Electrical engineering. Electronics. Nuclear engineering H. Salih, Muataz Arshad, M. R. Embedded Parallel Systolic Architecture For Multi-Filtering Techniques Using FPGA.
description	Computing systems typically suffer from delay in data processing.
format	Conference or Workshop Item
author	H. Salih, Muataz Arshad, M. R.
author_facet	H. Salih, Muataz Arshad, M. R.
author_sort	H. Salih, Muataz
title	Embedded Parallel Systolic Architecture For Multi-Filtering Techniques Using FPGA.
title_short	Embedded Parallel Systolic Architecture For Multi-Filtering Techniques Using FPGA.
title_full	Embedded Parallel Systolic Architecture For Multi-Filtering Techniques Using FPGA.
title_fullStr	Embedded Parallel Systolic Architecture For Multi-Filtering Techniques Using FPGA.
title_full_unstemmed	Embedded Parallel Systolic Architecture For Multi-Filtering Techniques Using FPGA.
title_sort	embedded parallel systolic architecture for multi-filtering techniques using fpga.
publishDate	2010
url	http://eprints.usm.my/21979/1/T380.pdf http://eprints.usm.my/21979/
_version_	1643704841708503040

Embedded Parallel Systolic Architecture For Multi-Filtering Techniques Using FPGA.

Similar Items