Design of Gain Booster for Sample and Hold Stage of High Speed-Low Power Pipelined Analog-To-Digital Converter
This paper presents the full custom design of an operational transconductance amplifier (OTA) for the sample and hold (SHA) stage of a 10-bit 50-MS/s pipelined analog-to-digital converter (ADC) implemented in a TSMC 0.35μm CMOS process. The OTA chosen for this design is folded cascode with gain boos...
Saved in:
| Main Author: | |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Penerbit UTeM
2013
|
| Subjects: | |
| Online Access: | http://eprints.utem.edu.my/id/eprint/9110/1/Design_of_Gain_Booster_for_Sample_and_Hold_Stage_of_High_Speed-Low_Power_Pipelined_Analog-To-Digital_Converter.pdf http://eprints.utem.edu.my/id/eprint/9110/ http://jtec.utem.edu.my/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Universiti Teknikal Malaysia Melaka |
| Language: | English |
| id |
my.utem.eprints.9110 |
|---|---|
| record_format |
eprints |
| spelling |
my.utem.eprints.91102015-05-28T04:01:33Z http://eprints.utem.edu.my/id/eprint/9110/ Design of Gain Booster for Sample and Hold Stage of High Speed-Low Power Pipelined Analog-To-Digital Converter Jali, Mohd Hafiz TK Electrical engineering. Electronics Nuclear engineering This paper presents the full custom design of an operational transconductance amplifier (OTA) for the sample and hold (SHA) stage of a 10-bit 50-MS/s pipelined analog-to-digital converter (ADC) implemented in a TSMC 0.35μm CMOS process. The OTA chosen for this design is folded cascode with gain boost topology. It is demonstrated through the design analysis and HSPICE simulation that such a structure realizes the best trade-off between power, speed and gain. The simulation results show the OTA achieves DC gain of 88.05dB, unity gain bandwidth of 430.03MHz and 84.06 degree of phase margin. The OTA achieves 62.13 dB SNR at the sampling rate of 50MHz with the input frequency of 24MHz. Power consumption is 9.68 mW from a single 3V supply. The settling time to 2-11 accuracy is 8.2ns. Penerbit UTeM 2013-06-01 Article NonPeerReviewed application/pdf en http://eprints.utem.edu.my/id/eprint/9110/1/Design_of_Gain_Booster_for_Sample_and_Hold_Stage_of_High_Speed-Low_Power_Pipelined_Analog-To-Digital_Converter.pdf Jali, Mohd Hafiz (2013) Design of Gain Booster for Sample and Hold Stage of High Speed-Low Power Pipelined Analog-To-Digital Converter. Journal of telecommunication, electronic and computer engineering , 5 (1). pp. 23-30. ISSN 2180-1843 http://jtec.utem.edu.my/ |
| institution |
Universiti Teknikal Malaysia Melaka |
| building |
UTEM Library |
| collection |
Institutional Repository |
| continent |
Asia |
| country |
Malaysia |
| content_provider |
Universiti Teknikal Malaysia Melaka |
| content_source |
UTEM Institutional Repository |
| url_provider |
http://eprints.utem.edu.my/ |
| language |
English |
| topic |
TK Electrical engineering. Electronics Nuclear engineering |
| spellingShingle |
TK Electrical engineering. Electronics Nuclear engineering Jali, Mohd Hafiz Design of Gain Booster for Sample and Hold Stage of High Speed-Low Power Pipelined Analog-To-Digital Converter |
| description |
This paper presents the full custom design of an operational transconductance amplifier (OTA) for the sample and hold (SHA) stage of a 10-bit 50-MS/s pipelined analog-to-digital converter (ADC) implemented in a TSMC 0.35μm CMOS process. The OTA chosen for this design is folded cascode with gain boost topology. It is demonstrated through the design analysis and HSPICE simulation that such a structure realizes the best trade-off between power, speed and gain. The simulation results show the OTA achieves DC gain of 88.05dB, unity gain bandwidth of 430.03MHz and 84.06 degree of phase margin. The OTA achieves 62.13 dB SNR at the sampling rate of 50MHz with the input frequency of 24MHz. Power consumption is 9.68 mW from a single 3V supply. The settling time to 2-11 accuracy is 8.2ns. |
| format |
Article |
| author |
Jali, Mohd Hafiz |
| author_facet |
Jali, Mohd Hafiz |
| author_sort |
Jali, Mohd Hafiz |
| title |
Design of Gain Booster for Sample and Hold Stage of High Speed-Low Power Pipelined Analog-To-Digital Converter |
| title_short |
Design of Gain Booster for Sample and Hold Stage of High Speed-Low Power Pipelined Analog-To-Digital Converter |
| title_full |
Design of Gain Booster for Sample and Hold Stage of High Speed-Low Power Pipelined Analog-To-Digital Converter |
| title_fullStr |
Design of Gain Booster for Sample and Hold Stage of High Speed-Low Power Pipelined Analog-To-Digital Converter |
| title_full_unstemmed |
Design of Gain Booster for Sample and Hold Stage of High Speed-Low Power Pipelined Analog-To-Digital Converter |
| title_sort |
design of gain booster for sample and hold stage of high speed-low power pipelined analog-to-digital converter |
| publisher |
Penerbit UTeM |
| publishDate |
2013 |
| url |
http://eprints.utem.edu.my/id/eprint/9110/1/Design_of_Gain_Booster_for_Sample_and_Hold_Stage_of_High_Speed-Low_Power_Pipelined_Analog-To-Digital_Converter.pdf http://eprints.utem.edu.my/id/eprint/9110/ http://jtec.utem.edu.my/ |
| _version_ |
1665905386523197440 |