Reachability-based robustness verification and optimization of SRAM dynamic stability under process variations
The dynamic stability margin of SRAM is largely suppressed at nanoscale due to not only dynamic noise but also process variation. This paper introduces an analog verification for SRAM dynamic stability under threshold-voltage variations. A zonotope-based reachability analysis by the backward Euler m...
Saved in:
Main Authors: | Song, Yang, Yu, Hao, DinakarRao, Sai Manoj Pudukotai |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/103118 http://hdl.handle.net/10220/19254 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
2.5D and 3D I/O designs for energy-efficient memory-logic integration towards thousand-core on-chip
by: Sai Manoj Pudukotai Dinakarrao
Published: (2015) -
Stable backward reachability correction for PLL verification with consideration of environmental noise induced jitter
by: Song, Yang, et al.
Published: (2013) -
Low-power and robust SRAM design
by: Chen, Junchao.
Published: (2013) -
On reachability and stabilization of switched linear systems
by: Sun, Z., et al.
Published: (2014) -
SRAM-based NATURE: A dynamically reconfigurable FPGA based on 10T low-power SRAMs
by: Jha, Niraj K., et al.
Published: (2013)