Design and optimization of a milli-meter wave amplifier using nano-scale CMOS devices

• Main Authors: Xu, Wen Lin, Yu, Xiao Peng, Lim, Wei Meng, Yeo, Kiat Seng
• 其他作者: School of Electrical and Electronic Engineering
• 格式: Article
• 語言: English
• 出版: 2015
• 主題: DRNTU::Engineering::Electrical and electronic engineering::Nanoelectronics
• 在線閱讀: https://hdl.handle.net/10356/103954; http://hdl.handle.net/10220/24652
• 機構: Nanyang Technological University

This letter reviews some fundamental trade-offs in RF amplifier design as well as optimization from devices to circuit design using nano-scale CMOS process, that reduces the impact of manufacturing variations on integrated wideband low noise amplifiers (LNA). The design considerations include the unity-gain frequency, high frequency noise, power consumption and linearity of active devices in addition to accurate physic models for passive components such as RF and transmission lines. All these considerations are traded off among a system designs aspect. For an example in a commercial 65 nm CMOS technology design, by optimizing the unity width of the transistors and the transmission lines, a three-stage LNA achieves a peak gain of 22.3 dB at 60 GHz with a Noise Figure of 5.17 dB. Each stage consumes 5.2 mA from a supply voltage of 1.5 V. By using Monte Carlo simulation, the LNA with optimized transistor and interconnects has a higher gain and lower Noise Figure. The circuit is able to work robustly against process variations by optimizing the transistors and the transmission lines.