Text this: Design of time-predictable architecture and DDR memory bank allocation for COTS multi-cores

 _____       ___      _  _    _    _    _____    
|  __ \\    / _ \\   | \| || | || | || |  __ \\  
| |  \ ||  | / \ ||  |  ' || | || | || | |  \ || 
| |__/ ||  | \_/ ||  | .  || | \\_/ || | |__/ || 
|_____//    \___//   |_|\_||  \____//  |_____//  
 -----`     `---`    `-` -`    `---`    -----`