Implementation of industry-standard functional coverage in UVM testbench for SoC level verification
As ICs(Integrated Circuits)process technologies and SoC (system-on-chip) design techniques continue to advance, IC chip designs continue to grow in size and complexity. Verification IP automates the generation of test stimulus, data comparison and coverage statistics, and its verification components...
Saved in:
Main Author: | Zhang, Shaoyan |
---|---|
Other Authors: | Lin Zhiping |
Format: | Thesis-Master by Coursework |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/166397 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
UVM testbench development for Quad-SPI controller
by: Yu, Zehui
Published: (2022) -
Module level verification for low Power SoC based on universal verification methodology
by: Zhang, Zijing
Published: (2018) -
UVM-based PCIe interrupt model for verification of networking platform IP
by: Liu, Nanxi
Published: (2023) -
UVM based constrained random automated register verification of interface IP subsystem
by: Shanmuga Sundaram Santhosh Raju
Published: (2018) -
Photonic integrated circuit testbench
by: Mei, Ting.
Published: (2008)