أرسل هذا في رسالة قصيرة: Investigation of a modified NPN transistor in CMOS structures for enhanced ESD-induced latch-up protection

 ______    _    _    _____     _    _     ______  
|      \\ | || | || |  __ \\  | || | ||  /_____// 
|  --  // | || | || | |  \ || | || | ||  `____ `  
|  --  \\ | \\_/ || | |__/ || | \\_/ ||  /___//   
|______//  \____//  |_____//   \____//   `__ `    
`------`    `---`    -----`     `---`    /_//     
                                         `-`