Text this: Investigation of a modified NPN transistor in CMOS structures for enhanced ESD-induced latch-up protection

             ___    __    __   __   __            
    ___     / _ \\  \ \\ / //  \ \\/ //   ____    
   /   ||  | / \ ||  \ \/ //    \ ` //   |    \\  
  | [] ||  | \_/ ||   \  //      | ||    | [] ||  
   \__ ||   \___//     \//       |_||    |  __//  
    -|_||   `---`       `        `-`'    |_|`-`   
     `-`                                 `-`