發送短信 : Investigation of a modified NPN transistor in CMOS structures for enhanced ESD-induced latch-up protection

 _    _    _    _      _____    ______   _    _   
| || | || | || | ||   / ___//  /_   _// | \  / || 
| || | || | || | ||   \___ \\   -| ||-  |  \/  || 
| \\_/ || | \\_/ ||   /    //   _| ||_  | .  . || 
 \____//   \____//   /____//   /_____// |_|\/|_|| 
  `---`     `---`   `-----`    `-----`  `-`  `-`