Text this: Digital system design with FPGA using verilog HDL

  _____      ___    __    __   _    _    _    _   
 /  ___||   / _ \\  \ \\ / // | || | || | \  / || 
| // __    | / \ ||  \ \/ //  | || | || |  \/  || 
| \\_\ ||  | \_/ ||   \  //   | \\_/ || | .  . || 
 \____//    \___//     \//     \____//  |_|\/|_|| 
  `---`     `---`       `       `---`   `-`  `-`