Skew-tolerant dynamic logic circuits
This dissertation discusses the overhead of traditional domino logic that consumes a higher cycle time. It also discusses the objective of skew-tolerant circuit design that includes the static and domino circuits. The advantage of skew-tolerant design is to avoid solid edges in which the data must m...
Saved in:
| 主要作者: | |
|---|---|
| 其他作者: | |
| 格式: | Theses and Dissertations |
| 出版: |
2008
|
| 主題: | |
| 在線閱讀: | http://hdl.handle.net/10356/4994 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
| 總結: | This dissertation discusses the overhead of traditional domino logic that consumes a higher cycle time. It also discusses the objective of skew-tolerant circuit design that includes the static and domino circuits. The advantage of skew-tolerant design is to avoid solid edges in which the data must meet the setup time before a clock edge. Apart from this, skew-tolerant domino circuits also use multi-overlapping clocking to reduce latches and thus eliminating solid edges and minimize the sequencing overhead. |
|---|