Text this: Asynchronous logic quasi delay insensitive (QDI) static/dynamic/pass logic transistor-level implementation half/full buffer realization approaches for robust VLSI system

 _    _     ______   _____     __   __    ______  
| || | ||  /_   _// |  __ \\   \ \\/ //  /_____// 
| || | ||   -| ||-  | |  \ ||   \ ` //   `____ `  
| \\_/ ||   _| ||_  | |__/ ||    | ||    /___//   
 \____//   /_____// |_____//     |_||    `__ `    
  `---`    `-----`   -----`      `-`'    /_//     
                                         `-`