發送短信 : Asynchronous logic quasi delay insensitive (QDI) static/dynamic/pass logic transistor-level implementation half/full buffer realization approaches for robust VLSI system

 ______    __   __   ______      ___      _____   
|      \\  \ \\/ // |      \\   / _ \\   /  ___|| 
|  --  //   \ ` //  |  --  //  | / \ || | // __   
|  --  \\    | ||   |  --  \\  | \_/ || | \\_\ || 
|______//    |_||   |______//   \___//   \____//  
`------`     `-`'   `------`    `---`     `---`