أرسل هذا في رسالة قصيرة: High Performance Low Overhead Template-based Cell-Interleave Pipeline (TCIP) for Asynchronous-Logic QDI Circuits

 _    _    _    _     _  _    __   __            
| \  / || | || | ||  | \| ||  \ \\/ //   ____    
|  \/  || | || | ||  |  ' ||   \ ` //   |    \\  
| .  . || | \\_/ ||  | .  ||    | ||    | [] ||  
|_|\/|_||  \____//   |_|\_||    |_||    |  __//  
`-`  `-`    `---`    `-` -`     `-`'    |_|`-`   
                                        `-`