Cmos gate architecture for integration of salicide process in sub 0.1. .muM devices - HO, CHAW SING (2012)
US6010954