Modeling shared cache and bus in multi-cores for timing analysis - Chattopadhyay, S. (2013)
10.1145/1811212.1811220