Text this: Modeling shared cache and bus in multi-cores for timing analysis

 _    _     _____     _  _    __   __  __    __  
| || | ||  |  ___||  | \| ||  \ \\/ // \ \\ / // 
| || | ||  | ||__    |  ' ||   \ ` //   \ \/ //  
| \\_/ ||  | ||__    | .  ||    | ||     \  //   
 \____//   |_____||  |_|\_||    |_||      \//    
  `---`    `-----`   `-` -`     `-`'       `