#TITLE_ALTERNATIVE#
Branch prediction and BTB is used in this project to reduce branch penalty in MIPS processor. Alloyed prediction choosed as branch prediction to get high accuration whitout many resource. BTB is using partial resolution and branch locality to reduce memory that needed for tag and branch target. This...
Saved in:
| Main Author: | |
|---|---|
| Format: | Final Project |
| Language: | Indonesia |
| Online Access: | https://digilib.itb.ac.id/gdl/view/13860 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Institut Teknologi Bandung |
| Language: | Indonesia |
| id |
id-itb.:13860 |
|---|---|
| spelling |
id-itb.:138602017-09-27T10:18:48Z#TITLE_ALTERNATIVE# (NIM : 13205209), SYARIFUDDIN Indonesia Final Project INSTITUT TEKNOLOGI BANDUNG https://digilib.itb.ac.id/gdl/view/13860 Branch prediction and BTB is used in this project to reduce branch penalty in MIPS processor. Alloyed prediction choosed as branch prediction to get high accuration whitout many resource. BTB is using partial resolution and branch locality to reduce memory that needed for tag and branch target. This design did in Quartus II using VHDL. Compilation’s result show that adding branch prediction and BTB not lower maximal frekuensi of clock. Simulation’s result show that alloyed prediction can predict behavior of conditional branch that tested. Good performance also showed with BTB in predction jump instruction that tested and can gift true branch target at taken predicted conditional branch. text |
| institution |
Institut Teknologi Bandung |
| building |
Institut Teknologi Bandung Library |
| continent |
Asia |
| country |
Indonesia Indonesia |
| content_provider |
Institut Teknologi Bandung |
| collection |
Digital ITB |
| language |
Indonesia |
| description |
Branch prediction and BTB is used in this project to reduce branch penalty in MIPS processor. Alloyed prediction choosed as branch prediction to get high accuration whitout many resource. BTB is using partial resolution and branch locality to reduce memory that needed for tag and branch target. This design did in Quartus II using VHDL. Compilation’s result show that adding branch prediction and BTB not lower maximal frekuensi of clock. Simulation’s result show that alloyed prediction can predict behavior of conditional branch that tested. Good performance also showed with BTB in predction jump instruction that tested and can gift true branch target at taken predicted conditional branch. |
| format |
Final Project |
| author |
(NIM : 13205209), SYARIFUDDIN |
| spellingShingle |
(NIM : 13205209), SYARIFUDDIN #TITLE_ALTERNATIVE# |
| author_facet |
(NIM : 13205209), SYARIFUDDIN |
| author_sort |
(NIM : 13205209), SYARIFUDDIN |
| title |
#TITLE_ALTERNATIVE# |
| title_short |
#TITLE_ALTERNATIVE# |
| title_full |
#TITLE_ALTERNATIVE# |
| title_fullStr |
#TITLE_ALTERNATIVE# |
| title_full_unstemmed |
#TITLE_ALTERNATIVE# |
| title_sort |
#title_alternative# |
| url |
https://digilib.itb.ac.id/gdl/view/13860 |
| _version_ |
1820736310700146688 |