MODELLING AND FORMAL VERIFICATION ON TRAIN INTERLOCKING SYSTEM USING MODEL CHECKING METHOD

Railway is a ground transportation modes that falls within the category of safety critical system and requires safety integrity level (SIL) 4. One of the main requirements of a system with SIL-4 is the formal verification of software and hardware systems used to ensure the safety of system operation...

Full description

Saved in:
Bibliographic Details
Main Author: PRADITYO (NIM : 13313022) ; BENEDICTUS ARSTYO NUGROHO (NIM : 13313096), KEVIN
Format: Final Project
Language:Indonesia
Online Access:https://digilib.itb.ac.id/gdl/view/28442
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Institut Teknologi Bandung
Language: Indonesia
id id-itb.:28442
spelling id-itb.:284422018-01-17T11:08:48ZMODELLING AND FORMAL VERIFICATION ON TRAIN INTERLOCKING SYSTEM USING MODEL CHECKING METHOD PRADITYO (NIM : 13313022) ; BENEDICTUS ARSTYO NUGROHO (NIM : 13313096), KEVIN Indonesia Final Project INSTITUT TEKNOLOGI BANDUNG https://digilib.itb.ac.id/gdl/view/28442 Railway is a ground transportation modes that falls within the category of safety critical system and requires safety integrity level (SIL) 4. One of the main requirements of a system with SIL-4 is the formal verification of software and hardware systems used to ensure the safety of system operation. The interlocking system in the operation of the railroad forms a system that governs the journey and direction of rail movement. To fulfill SIL 4 safety standards, this paper proposes a modular modeled of rail interlocking system using petri net and finite state automata (FSA). The safety specification of the operation of the interlocking system model is defined by using the logic temporal type computational tree logic (CTL). The model checking for model verification of specifications is executed on the TAPAAL and UPPAAL model checker. If the model complies the specifications, the model checker will produce a "satisfied" result and if it does not then the model checker will give a "not satisfied" result which can then be the basis for model correction. The result of verification and model refinement with formal method in this research indicates that the model checking method has the potential to be implemented in the design and verification of rail interlocking system. Models that satisfy the specifications are then implemented into the graphical user interface (GUI) in Matlab. text
institution Institut Teknologi Bandung
building Institut Teknologi Bandung Library
continent Asia
country Indonesia
Indonesia
content_provider Institut Teknologi Bandung
collection Digital ITB
language Indonesia
description Railway is a ground transportation modes that falls within the category of safety critical system and requires safety integrity level (SIL) 4. One of the main requirements of a system with SIL-4 is the formal verification of software and hardware systems used to ensure the safety of system operation. The interlocking system in the operation of the railroad forms a system that governs the journey and direction of rail movement. To fulfill SIL 4 safety standards, this paper proposes a modular modeled of rail interlocking system using petri net and finite state automata (FSA). The safety specification of the operation of the interlocking system model is defined by using the logic temporal type computational tree logic (CTL). The model checking for model verification of specifications is executed on the TAPAAL and UPPAAL model checker. If the model complies the specifications, the model checker will produce a "satisfied" result and if it does not then the model checker will give a "not satisfied" result which can then be the basis for model correction. The result of verification and model refinement with formal method in this research indicates that the model checking method has the potential to be implemented in the design and verification of rail interlocking system. Models that satisfy the specifications are then implemented into the graphical user interface (GUI) in Matlab.
format Final Project
author PRADITYO (NIM : 13313022) ; BENEDICTUS ARSTYO NUGROHO (NIM : 13313096), KEVIN
spellingShingle PRADITYO (NIM : 13313022) ; BENEDICTUS ARSTYO NUGROHO (NIM : 13313096), KEVIN
MODELLING AND FORMAL VERIFICATION ON TRAIN INTERLOCKING SYSTEM USING MODEL CHECKING METHOD
author_facet PRADITYO (NIM : 13313022) ; BENEDICTUS ARSTYO NUGROHO (NIM : 13313096), KEVIN
author_sort PRADITYO (NIM : 13313022) ; BENEDICTUS ARSTYO NUGROHO (NIM : 13313096), KEVIN
title MODELLING AND FORMAL VERIFICATION ON TRAIN INTERLOCKING SYSTEM USING MODEL CHECKING METHOD
title_short MODELLING AND FORMAL VERIFICATION ON TRAIN INTERLOCKING SYSTEM USING MODEL CHECKING METHOD
title_full MODELLING AND FORMAL VERIFICATION ON TRAIN INTERLOCKING SYSTEM USING MODEL CHECKING METHOD
title_fullStr MODELLING AND FORMAL VERIFICATION ON TRAIN INTERLOCKING SYSTEM USING MODEL CHECKING METHOD
title_full_unstemmed MODELLING AND FORMAL VERIFICATION ON TRAIN INTERLOCKING SYSTEM USING MODEL CHECKING METHOD
title_sort modelling and formal verification on train interlocking system using model checking method
url https://digilib.itb.ac.id/gdl/view/28442
_version_ 1822922586163511296