HARDWARE ARCHITECTURE DESIGN OF DOUBLE Q-LEARNING ALGORITHM FOR SMART TRAFFIC CONTROLLER
Traffic jam is a serious problem that causes many losses. There are many causes of congestion, ranging from vehicle debits that exceed road capacity, poor driving culture, and traffic control systems that don't adapt to road conditions. Most of the traffic management systems in Indonesia are...
Saved in:
Main Author: | Reswara Wiradjanu, Jalu |
---|---|
Format: | Final Project |
Language: | Indonesia |
Online Access: | https://digilib.itb.ac.id/gdl/view/73890 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Institut Teknologi Bandung |
Language: | Indonesia |
Similar Items
-
HARDWARE ACCELERATOR DESIGN IN SYSTEM-ON-CHIP FOR INTELLIGENT TRAFFIC LIGHT APPLICATION BASED ON Q-LEARNING
by: Nima Arifuzzaki, Zulfikar -
PATH PLANNING MODELING AND ARCHITECTURE DESIGN FOR Q-LEARNING ALGORITHM USING FPGA
by: Fakhrudin, Muhammad -
Design space exploration for algorithm analysis and hardware architecture optimization
by: Saurav Bhattacharyya
Published: (2011) -
TRAFFIC LIGHT CONTROL SYSTEM SIMULATOR FOR REINFORCEMENT LEARNING HARDWARE ACCELERATOR
by: Haritsa Maulana, Daffa -
Hardware efficient algorithms and architectures for burst communications in cognitive radios
by: Syed Naveen Altaf Ahmed
Published: (2018)