ENHANCING PV SYSTEM ENERGY EFFICIENCY THROUGH HARDWARE OPTIMIZATION OF INCREMENTAL CONDUCTANCE ALGORITHM ON FPGA
MPPT is a method to extract maximum power from a PV module. MPPT itself is divided into a few parts of the algorithm, InC is one of them. InC operates by comparing InC and IC. The advantage of this algorithm is that it has high accuracy for MPP estimation but with slow response to MPP. Changing t...
Saved in:
Main Author: | |
---|---|
Format: | Theses |
Language: | Indonesia |
Online Access: | https://digilib.itb.ac.id/gdl/view/87675 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Institut Teknologi Bandung |
Language: | Indonesia |
id |
id-itb.:87675 |
---|---|
spelling |
id-itb.:876752025-02-01T04:41:21ZENHANCING PV SYSTEM ENERGY EFFICIENCY THROUGH HARDWARE OPTIMIZATION OF INCREMENTAL CONDUCTANCE ALGORITHM ON FPGA Ulum Burhani, Muhammad Indonesia Theses MPPT, InC, FSS, VSS, FPGA. INSTITUT TEKNOLOGI BANDUNG https://digilib.itb.ac.id/gdl/view/87675 MPPT is a method to extract maximum power from a PV module. MPPT itself is divided into a few parts of the algorithm, InC is one of them. InC operates by comparing InC and IC. The advantage of this algorithm is that it has high accuracy for MPP estimation but with slow response to MPP. Changing the SS value to a high value can reduce response time to MPP but reduce MPP accuracy. To avoid this VSS is needed. The implementation of FPGA needs to compromise with the FPGA's resources. The division operation needs more resources and more time than others. The InC modification changes the InC and IC comparison with the comparison of dVI and dIV values to reduce division operation and use the difference value of dVI and dIV to calculate VSS. The result based on the first scenario accuracy of the proposed algorithm increased by 7,8% to FSS with a big value, 7,2% to FSS with a small value. Response time to MPP increases by 2% faster than FSS with a big value, 31% faster than FSS with a small value. The second scenario accuracy of the proposed algorithm increased by 1,7% to FSS with a big value, 2,9% to FSS with a small value. Response time to MPP increases by 8,82% faster than FSS with a big value, 36,73% faster than FSS with a small value text |
institution |
Institut Teknologi Bandung |
building |
Institut Teknologi Bandung Library |
continent |
Asia |
country |
Indonesia Indonesia |
content_provider |
Institut Teknologi Bandung |
collection |
Digital ITB |
language |
Indonesia |
description |
MPPT is a method to extract maximum power from a PV module. MPPT itself is
divided into a few parts of the algorithm, InC is one of them. InC operates by
comparing InC and IC. The advantage of this algorithm is that it has high accuracy
for MPP estimation but with slow response to MPP. Changing the SS value to a
high value can reduce response time to MPP but reduce MPP accuracy. To avoid
this VSS is needed. The implementation of FPGA needs to compromise with the
FPGA's resources. The division operation needs more resources and more time
than others. The InC modification changes the InC and IC comparison with the
comparison of dVI and dIV values to reduce division operation and use the
difference value of dVI and dIV to calculate VSS. The result based on the first
scenario accuracy of the proposed algorithm increased by 7,8% to FSS with a big
value, 7,2% to FSS with a small value. Response time to MPP increases by 2%
faster than FSS with a big value, 31% faster than FSS with a small value. The
second scenario accuracy of the proposed algorithm increased by 1,7% to FSS with
a big value, 2,9% to FSS with a small value. Response time to MPP increases by
8,82% faster than FSS with a big value, 36,73% faster than FSS with a small value |
format |
Theses |
author |
Ulum Burhani, Muhammad |
spellingShingle |
Ulum Burhani, Muhammad ENHANCING PV SYSTEM ENERGY EFFICIENCY THROUGH HARDWARE OPTIMIZATION OF INCREMENTAL CONDUCTANCE ALGORITHM ON FPGA |
author_facet |
Ulum Burhani, Muhammad |
author_sort |
Ulum Burhani, Muhammad |
title |
ENHANCING PV SYSTEM ENERGY EFFICIENCY THROUGH HARDWARE OPTIMIZATION OF INCREMENTAL CONDUCTANCE ALGORITHM ON FPGA |
title_short |
ENHANCING PV SYSTEM ENERGY EFFICIENCY THROUGH HARDWARE OPTIMIZATION OF INCREMENTAL CONDUCTANCE ALGORITHM ON FPGA |
title_full |
ENHANCING PV SYSTEM ENERGY EFFICIENCY THROUGH HARDWARE OPTIMIZATION OF INCREMENTAL CONDUCTANCE ALGORITHM ON FPGA |
title_fullStr |
ENHANCING PV SYSTEM ENERGY EFFICIENCY THROUGH HARDWARE OPTIMIZATION OF INCREMENTAL CONDUCTANCE ALGORITHM ON FPGA |
title_full_unstemmed |
ENHANCING PV SYSTEM ENERGY EFFICIENCY THROUGH HARDWARE OPTIMIZATION OF INCREMENTAL CONDUCTANCE ALGORITHM ON FPGA |
title_sort |
enhancing pv system energy efficiency through hardware optimization of incremental conductance algorithm on fpga |
url |
https://digilib.itb.ac.id/gdl/view/87675 |
_version_ |
1823000141984956416 |