Implementasi pada FPGA atas SOVA Untuk Pengawasandian Turbo

Turbo code is one the channel code schemes that gives the best error correcting capability nowadays. Because of its capability, turbo code is selected as the standard for fourth generation telecommunication technology (4G) such as WiMAX and LTE. There are two kinds of algorithm that widely used for...

وصف كامل

محفوظ في:
التفاصيل البيبلوغرافية
المؤلفون الرئيسيون: , DARYUS CHANDRA, , Ir. Budi Setiyanto, M.T.
التنسيق: Theses and Dissertations NonPeerReviewed
منشور في: [Yogyakarta] : Universitas Gadjah Mada 2013
الموضوعات:
ETD
الوصول للمادة أونلاين:https://repository.ugm.ac.id/125104/
http://etd.ugm.ac.id/index.php?mod=penelitian_detail&sub=PenelitianDetail&act=view&typ=html&buku_id=65269
الوسوم: إضافة وسم
لا توجد وسوم, كن أول من يضع وسما على هذه التسجيلة!
المؤسسة: Universitas Gadjah Mada
id id-ugm-repo.125104
record_format dspace
spelling id-ugm-repo.1251042016-03-04T08:29:31Z https://repository.ugm.ac.id/125104/ Implementasi pada FPGA atas SOVA Untuk Pengawasandian Turbo , DARYUS CHANDRA , Ir. Budi Setiyanto, M.T. ETD Turbo code is one the channel code schemes that gives the best error correcting capability nowadays. Because of its capability, turbo code is selected as the standard for fourth generation telecommunication technology (4G) such as WiMAX and LTE. There are two kinds of algorithm that widely used for decoding the turbo codes, those are Soft-Output Viterbi Algorithm (SO VA) dan Maximum A Posteriori Algorithm (MAP). MAP Algorithm gives a better result on error correcting capability but the consequence it has higher complexity algorithm, in contrary with SO VA. This paper presented a design for decoding turbo codes using SOVA with Very high speed integrated circuit Hardware Description Language (VHDL) as the modeling program and the design is implemented on the FPGA. Implementation result shows that SOVA occupies 159 slices or 3% of the available slices in Xilinx Spartan-3E, 105 flip flop (1%), 278 L UT (2%), and 141 IOB (60%) with maximum frequency clock is 43,384 MHz. SOVA decoder is able to correct up to six non-bursty error symbols from 16 received symbols but SOVA fails to perform its error-correcting capability for three consecutive error symbols. SOVA decoder can be implemented for turbo decoding by combining SOVA decoder with interleaver and deinterleaver. [Yogyakarta] : Universitas Gadjah Mada 2013 Thesis NonPeerReviewed , DARYUS CHANDRA and , Ir. Budi Setiyanto, M.T. (2013) Implementasi pada FPGA atas SOVA Untuk Pengawasandian Turbo. UNSPECIFIED thesis, UNSPECIFIED. http://etd.ugm.ac.id/index.php?mod=penelitian_detail&sub=PenelitianDetail&act=view&typ=html&buku_id=65269
institution Universitas Gadjah Mada
building UGM Library
country Indonesia
collection Repository Civitas UGM
topic ETD
spellingShingle ETD
, DARYUS CHANDRA
, Ir. Budi Setiyanto, M.T.
Implementasi pada FPGA atas SOVA Untuk Pengawasandian Turbo
description Turbo code is one the channel code schemes that gives the best error correcting capability nowadays. Because of its capability, turbo code is selected as the standard for fourth generation telecommunication technology (4G) such as WiMAX and LTE. There are two kinds of algorithm that widely used for decoding the turbo codes, those are Soft-Output Viterbi Algorithm (SO VA) dan Maximum A Posteriori Algorithm (MAP). MAP Algorithm gives a better result on error correcting capability but the consequence it has higher complexity algorithm, in contrary with SO VA. This paper presented a design for decoding turbo codes using SOVA with Very high speed integrated circuit Hardware Description Language (VHDL) as the modeling program and the design is implemented on the FPGA. Implementation result shows that SOVA occupies 159 slices or 3% of the available slices in Xilinx Spartan-3E, 105 flip flop (1%), 278 L UT (2%), and 141 IOB (60%) with maximum frequency clock is 43,384 MHz. SOVA decoder is able to correct up to six non-bursty error symbols from 16 received symbols but SOVA fails to perform its error-correcting capability for three consecutive error symbols. SOVA decoder can be implemented for turbo decoding by combining SOVA decoder with interleaver and deinterleaver.
format Theses and Dissertations
NonPeerReviewed
author , DARYUS CHANDRA
, Ir. Budi Setiyanto, M.T.
author_facet , DARYUS CHANDRA
, Ir. Budi Setiyanto, M.T.
author_sort , DARYUS CHANDRA
title Implementasi pada FPGA atas SOVA Untuk Pengawasandian Turbo
title_short Implementasi pada FPGA atas SOVA Untuk Pengawasandian Turbo
title_full Implementasi pada FPGA atas SOVA Untuk Pengawasandian Turbo
title_fullStr Implementasi pada FPGA atas SOVA Untuk Pengawasandian Turbo
title_full_unstemmed Implementasi pada FPGA atas SOVA Untuk Pengawasandian Turbo
title_sort implementasi pada fpga atas sova untuk pengawasandian turbo
publisher [Yogyakarta] : Universitas Gadjah Mada
publishDate 2013
url https://repository.ugm.ac.id/125104/
http://etd.ugm.ac.id/index.php?mod=penelitian_detail&sub=PenelitianDetail&act=view&typ=html&buku_id=65269
_version_ 1681232202492280832