Design and implementation of a five stage pipelining architecture simulator for RiSC-16 instruction set

In modern computing, multitasking is the most favorable aspect. An un-pipelined instruction cycle (fetch-execute cycle) CPU processes instructions one after another increasing duration at lesser speed in completing tasks. With pipelined computer architecture, unprecedented improvement in size and...

Full description

Saved in:
Bibliographic Details
Main Authors: Olanrewaju, Rashidah Funke, Fajingbesi, Fawwaz Eniola, Junaid, S. B., Alahudin, Ridzwan, Anwar, Farhat, pampori, Bisma Rasol
Format: Article
Language:English
Published: Indian Society of Education and Environment 2017
Subjects:
Online Access:http://irep.iium.edu.my/56118/1/Design%20of%20Pipeline%20published.pdf
http://irep.iium.edu.my/56118/
http://www.indjst.org/index.php/indjst/article/view/110622/77994
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Universiti Islam Antarabangsa Malaysia
Language: English