A New Single Phase Single Switched-Capacitor Based Nine-Level Boost Inverter Topology With Reduced Switch Count and Voltage Stress
Based on the concept of switched-capacitor based multilevel inverter topology, a new structure for a boost multilevel inverter topology has been recommended in this paper. The proposed topology uses 11 unidirectional switches with a single switched capacitor unit to synthesize nine-level output volt...
Saved in:
Main Authors: | , , , , , , |
---|---|
Format: | Article |
Published: |
Institute of Electrical and Electronics Engineers
2019
|
Subjects: | |
Online Access: | http://eprints.um.edu.my/23441/ https://doi.org/10.1109/ACCESS.2019.2957180 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Universiti Malaya |
id |
my.um.eprints.23441 |
---|---|
record_format |
eprints |
spelling |
my.um.eprints.234412020-01-15T01:33:12Z http://eprints.um.edu.my/23441/ A New Single Phase Single Switched-Capacitor Based Nine-Level Boost Inverter Topology With Reduced Switch Count and Voltage Stress Siddique, Marif Daula Mekhilef, Saad Shah, Noraisyah Mohamed Sathik Mohamed Ali, Jagabar Meraj, Mohammad Iqbal, Atif Al-Hitmi, Mohammed A. TK Electrical engineering. Electronics Nuclear engineering Based on the concept of switched-capacitor based multilevel inverter topology, a new structure for a boost multilevel inverter topology has been recommended in this paper. The proposed topology uses 11 unidirectional switches with a single switched capacitor unit to synthesize nine-level output voltage waveform. Apart from the twice voltage gain, self-voltage balancing of capacitor voltage without any auxiliary method along with reduced voltage stress has been the main advantages of this topology. The merits of proposed topology have been analyzed through various comparison parameters including component counts, voltage stresses, cost and efficiency with a maximum value of 98.3%, together with the integration of switched capacitors into the topology following recent development. Phase disposition pulse width modulation (PD-PWM) technique and nearest level control PWM (NLC-PWM) have been used for the control of switches. Different simulation and hardware results with different operating conditions are included in the paper to demonstrate the performance of the proposed topology. © 2013 IEEE. Institute of Electrical and Electronics Engineers 2019 Article PeerReviewed Siddique, Marif Daula and Mekhilef, Saad and Shah, Noraisyah Mohamed and Sathik Mohamed Ali, Jagabar and Meraj, Mohammad and Iqbal, Atif and Al-Hitmi, Mohammed A. (2019) A New Single Phase Single Switched-Capacitor Based Nine-Level Boost Inverter Topology With Reduced Switch Count and Voltage Stress. IEEE Access, 7. pp. 174178-174188. ISSN 2169-3536 https://doi.org/10.1109/ACCESS.2019.2957180 doi:10.1109/ACCESS.2019.2957180 |
institution |
Universiti Malaya |
building |
UM Library |
collection |
Institutional Repository |
continent |
Asia |
country |
Malaysia |
content_provider |
Universiti Malaya |
content_source |
UM Research Repository |
url_provider |
http://eprints.um.edu.my/ |
topic |
TK Electrical engineering. Electronics Nuclear engineering |
spellingShingle |
TK Electrical engineering. Electronics Nuclear engineering Siddique, Marif Daula Mekhilef, Saad Shah, Noraisyah Mohamed Sathik Mohamed Ali, Jagabar Meraj, Mohammad Iqbal, Atif Al-Hitmi, Mohammed A. A New Single Phase Single Switched-Capacitor Based Nine-Level Boost Inverter Topology With Reduced Switch Count and Voltage Stress |
description |
Based on the concept of switched-capacitor based multilevel inverter topology, a new structure for a boost multilevel inverter topology has been recommended in this paper. The proposed topology uses 11 unidirectional switches with a single switched capacitor unit to synthesize nine-level output voltage waveform. Apart from the twice voltage gain, self-voltage balancing of capacitor voltage without any auxiliary method along with reduced voltage stress has been the main advantages of this topology. The merits of proposed topology have been analyzed through various comparison parameters including component counts, voltage stresses, cost and efficiency with a maximum value of 98.3%, together with the integration of switched capacitors into the topology following recent development. Phase disposition pulse width modulation (PD-PWM) technique and nearest level control PWM (NLC-PWM) have been used for the control of switches. Different simulation and hardware results with different operating conditions are included in the paper to demonstrate the performance of the proposed topology. © 2013 IEEE. |
format |
Article |
author |
Siddique, Marif Daula Mekhilef, Saad Shah, Noraisyah Mohamed Sathik Mohamed Ali, Jagabar Meraj, Mohammad Iqbal, Atif Al-Hitmi, Mohammed A. |
author_facet |
Siddique, Marif Daula Mekhilef, Saad Shah, Noraisyah Mohamed Sathik Mohamed Ali, Jagabar Meraj, Mohammad Iqbal, Atif Al-Hitmi, Mohammed A. |
author_sort |
Siddique, Marif Daula |
title |
A New Single Phase Single Switched-Capacitor Based Nine-Level Boost Inverter Topology With Reduced Switch Count and Voltage Stress |
title_short |
A New Single Phase Single Switched-Capacitor Based Nine-Level Boost Inverter Topology With Reduced Switch Count and Voltage Stress |
title_full |
A New Single Phase Single Switched-Capacitor Based Nine-Level Boost Inverter Topology With Reduced Switch Count and Voltage Stress |
title_fullStr |
A New Single Phase Single Switched-Capacitor Based Nine-Level Boost Inverter Topology With Reduced Switch Count and Voltage Stress |
title_full_unstemmed |
A New Single Phase Single Switched-Capacitor Based Nine-Level Boost Inverter Topology With Reduced Switch Count and Voltage Stress |
title_sort |
new single phase single switched-capacitor based nine-level boost inverter topology with reduced switch count and voltage stress |
publisher |
Institute of Electrical and Electronics Engineers |
publishDate |
2019 |
url |
http://eprints.um.edu.my/23441/ https://doi.org/10.1109/ACCESS.2019.2957180 |
_version_ |
1657488210108874752 |