Numerical simulation and characterization of silicon based OR logic gate operation using self-switching device
Link to publisher's homepage at http://ijneam.unimap.edu.my
Saved in:
| Main Authors: | , , , , , , |
|---|---|
| Other Authors: | |
| Format: | Article |
| Language: | English |
| Published: |
Universiti Malaysia Perlis (UniMAP)
2022
|
| Subjects: | |
| Online Access: | http://dspace.unimap.edu.my:80/xmlui/handle/123456789/75204 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Universiti Malaysia Perlis |
| Language: | English |
| id |
my.unimap-75204 |
|---|---|
| record_format |
dspace |
| spelling |
my.unimap-752042022-05-11T03:39:03Z Numerical simulation and characterization of silicon based OR logic gate operation using self-switching device Y.X., Goh N. F., Zakaria Y. L., Tan S. R., Kasjoo S., Shaari M. M., Isa A. K., Singh norfarhani@unimap.edu.my OR gate SSD ATLAS Silvaco device simulator Link to publisher's homepage at http://ijneam.unimap.edu.my Logic gates are the main components inside the integrated circuit used for almost every technological application. Nowadays, in order to enhance the performance of the smart device, while targeting in cut down of the fabrication cost and achieve low power consumption, lithography-based VLSI design technology on silicon are still being widely applied. Hence, an OR gate structure, a silicon based self-switching device (SSD) is introduced and investigated in this project. Such device is believed capable to act as an alternative for a low-powered logic gate application, suitable for CMOS devices. The SSD has an advantage in term of simplicity in fabrication process with a very low threshold voltage. Since SSD characteristics is similar to a conventional diode characteristic, the gate is designed in ATLAS Silvaco device simulator based on a diode logic to perform OR logic function after a validation of the physical and materials parameters. The electrical characterization and structural analysis were also done to observe the electrical performance and physical condition in the device. The simulated design showed a good OR logic output response with the inputs, and acceptable output ranged from around 4.5 to 4.8 V with 5 V HIGH inputs. The results from this OR gate characterization may assist in developing the logic gate for device integration and may act as a reference for future complex integrated circuit design. 2022-05-11T03:39:03Z 2022-05-11T03:39:03Z 2021-12 Article International Journal of Nanoelectronics and Materials, vol.14 (Special Issue), 2021, pages 87-93 1985-5761 (Printed) 1997-4434 (Online) http://dspace.unimap.edu.my:80/xmlui/handle/123456789/75204 http://ijneam.unimap.edu.my en Universiti Malaysia Perlis (UniMAP) |
| institution |
Universiti Malaysia Perlis |
| building |
UniMAP Library |
| collection |
Institutional Repository |
| continent |
Asia |
| country |
Malaysia |
| content_provider |
Universiti Malaysia Perlis |
| content_source |
UniMAP Library Digital Repository |
| url_provider |
http://dspace.unimap.edu.my/ |
| language |
English |
| topic |
OR gate SSD ATLAS Silvaco device simulator |
| spellingShingle |
OR gate SSD ATLAS Silvaco device simulator Y.X., Goh N. F., Zakaria Y. L., Tan S. R., Kasjoo S., Shaari M. M., Isa A. K., Singh Numerical simulation and characterization of silicon based OR logic gate operation using self-switching device |
| description |
Link to publisher's homepage at http://ijneam.unimap.edu.my |
| author2 |
norfarhani@unimap.edu.my |
| author_facet |
norfarhani@unimap.edu.my Y.X., Goh N. F., Zakaria Y. L., Tan S. R., Kasjoo S., Shaari M. M., Isa A. K., Singh |
| format |
Article |
| author |
Y.X., Goh N. F., Zakaria Y. L., Tan S. R., Kasjoo S., Shaari M. M., Isa A. K., Singh |
| author_sort |
Y.X., Goh |
| title |
Numerical simulation and characterization of silicon based OR logic gate operation using self-switching device |
| title_short |
Numerical simulation and characterization of silicon based OR logic gate operation using self-switching device |
| title_full |
Numerical simulation and characterization of silicon based OR logic gate operation using self-switching device |
| title_fullStr |
Numerical simulation and characterization of silicon based OR logic gate operation using self-switching device |
| title_full_unstemmed |
Numerical simulation and characterization of silicon based OR logic gate operation using self-switching device |
| title_sort |
numerical simulation and characterization of silicon based or logic gate operation using self-switching device |
| publisher |
Universiti Malaysia Perlis (UniMAP) |
| publishDate |
2022 |
| url |
http://dspace.unimap.edu.my:80/xmlui/handle/123456789/75204 |
| _version_ |
1738511719260487680 |