Influence of optimization of control factors on threshold voltage of 18 nm HfO2/TiSi2 NMOS

This paper presents the influence of control factors as the process in development of 18 nm gate length NMOS transistor. The threshold voltage (VTH) can be minimized by optimal the control factors. Five control factors were selected through experiments. They are Adjustment VTH Implantation, Compensa...

Full description

Saved in:
Bibliographic Details
Main Authors: Atan N.B., Majlis B.B.Y., Ahmad I.B., Chong K.H.
Other Authors: 26422792900
Format: Article
Published: Institute of Advanced Engineering and Science 2023
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Universiti Tenaga Nasional
id my.uniten.dspace-24735
record_format dspace
spelling my.uniten.dspace-247352023-05-29T15:26:25Z Influence of optimization of control factors on threshold voltage of 18 nm HfO2/TiSi2 NMOS Atan N.B. Majlis B.B.Y. Ahmad I.B. Chong K.H. 26422792900 6603071546 12792216600 36994481200 This paper presents the influence of control factors as the process in development of 18 nm gate length NMOS transistor. The threshold voltage (VTH) can be minimized by optimal the control factors. Five control factors were selected through experiments. They are Adjustment VTH Implantation, Compensation Implantation, Compensation Energy Implantation, Source/Drain Implantation and Halo Implantation. While the two noise factors were introduced which are Phosphor Silicate Glass (PSG) temperature and Boron Phosphor Silicate Glass (BPSG) temperature to complete the combination with five control factors in process of Taguchi method L27 orthogonal array. The purpose of this research is to find the best value of interaction between combination controls factors and noise factors to achieve the best point of threshold voltage. In CMOS design, the threshold voltage is the benchmarking of physical parameter for determining the functional of transistor. The Virtual Wafer Fabrication SILVACO software was used to fabricate the 18 nm NMOS device. Hafnium Oxide (HfO2) and Titanium dioxide (TiO2) were utilized as the high-K materials and the Titanium Silicide (TiSi2) was utilized as metal gate. The statistics data are from the signal noise ratio (SNR) with nominal-the best (NTB) and the analysis of variance (ANOVA) of L27 orthogonal array are executed to minimize the variance of threshold voltage. The results show that the optimization and interaction method is achieved to perform the threshold voltage value with least variance is 0.3055 volts while the target value that is 0.302 � 12.7% volts from value recommendation by the International Roadmap for Semiconductor prediction 2012. � 2019 Institute of Advanced Engineering and Science. All rights reserved. Final 2023-05-29T07:26:25Z 2023-05-29T07:26:25Z 2019 Article 10.11591/ijeecs.v14.i1.pp295-302 2-s2.0-85061118562 https://www.scopus.com/inward/record.uri?eid=2-s2.0-85061118562&doi=10.11591%2fijeecs.v14.i1.pp295-302&partnerID=40&md5=dfe56d2079f37aa2c06fceab557c9ee2 https://irepository.uniten.edu.my/handle/123456789/24735 14 1 295 302 All Open Access, Hybrid Gold Institute of Advanced Engineering and Science Scopus
institution Universiti Tenaga Nasional
building UNITEN Library
collection Institutional Repository
continent Asia
country Malaysia
content_provider Universiti Tenaga Nasional
content_source UNITEN Institutional Repository
url_provider http://dspace.uniten.edu.my/
description This paper presents the influence of control factors as the process in development of 18 nm gate length NMOS transistor. The threshold voltage (VTH) can be minimized by optimal the control factors. Five control factors were selected through experiments. They are Adjustment VTH Implantation, Compensation Implantation, Compensation Energy Implantation, Source/Drain Implantation and Halo Implantation. While the two noise factors were introduced which are Phosphor Silicate Glass (PSG) temperature and Boron Phosphor Silicate Glass (BPSG) temperature to complete the combination with five control factors in process of Taguchi method L27 orthogonal array. The purpose of this research is to find the best value of interaction between combination controls factors and noise factors to achieve the best point of threshold voltage. In CMOS design, the threshold voltage is the benchmarking of physical parameter for determining the functional of transistor. The Virtual Wafer Fabrication SILVACO software was used to fabricate the 18 nm NMOS device. Hafnium Oxide (HfO2) and Titanium dioxide (TiO2) were utilized as the high-K materials and the Titanium Silicide (TiSi2) was utilized as metal gate. The statistics data are from the signal noise ratio (SNR) with nominal-the best (NTB) and the analysis of variance (ANOVA) of L27 orthogonal array are executed to minimize the variance of threshold voltage. The results show that the optimization and interaction method is achieved to perform the threshold voltage value with least variance is 0.3055 volts while the target value that is 0.302 � 12.7% volts from value recommendation by the International Roadmap for Semiconductor prediction 2012. � 2019 Institute of Advanced Engineering and Science. All rights reserved.
author2 26422792900
author_facet 26422792900
Atan N.B.
Majlis B.B.Y.
Ahmad I.B.
Chong K.H.
format Article
author Atan N.B.
Majlis B.B.Y.
Ahmad I.B.
Chong K.H.
spellingShingle Atan N.B.
Majlis B.B.Y.
Ahmad I.B.
Chong K.H.
Influence of optimization of control factors on threshold voltage of 18 nm HfO2/TiSi2 NMOS
author_sort Atan N.B.
title Influence of optimization of control factors on threshold voltage of 18 nm HfO2/TiSi2 NMOS
title_short Influence of optimization of control factors on threshold voltage of 18 nm HfO2/TiSi2 NMOS
title_full Influence of optimization of control factors on threshold voltage of 18 nm HfO2/TiSi2 NMOS
title_fullStr Influence of optimization of control factors on threshold voltage of 18 nm HfO2/TiSi2 NMOS
title_full_unstemmed Influence of optimization of control factors on threshold voltage of 18 nm HfO2/TiSi2 NMOS
title_sort influence of optimization of control factors on threshold voltage of 18 nm hfo2/tisi2 nmos
publisher Institute of Advanced Engineering and Science
publishDate 2023
_version_ 1806425752975966208