Voltage balancing in DC link capacitor for seven level cascaded multilevel inverter
Multilevel inverters enables implementation of high-power-medium-voltage applications using smaller rated devices resulting to cheaper and compact design. Currently, researchers are interested in developing distributed generation (DG) with multilevel topology that produces not just active power dema...
Saved in:
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Conference paper |
| Published: |
IEEE Computer Society
2023
|
| Subjects: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Universiti Tenaga Nasional |
| Summary: | Multilevel inverters enables implementation of high-power-medium-voltage applications using smaller rated devices resulting to cheaper and compact design. Currently, researchers are interested in developing distributed generation (DG) with multilevel topology that produces not just active power demands, but also incorporated with custom power capabilities for power quality improvement. However, multilevel inverters are susceptive to voltage unbalance at the DC link capacitor which affects the output voltages. For this reason, a voltage balancing method is presented for a seven level cascaded multilevel inverter using phase-shifted carrier PWM (PSCPWM). This method is base on modifying the switching state without any external circuit. � 2013 IEEE. |
|---|