Adaptive multibit crosstalk-aware error control coding scheme for on-chip communication

The presence of different noise sources and continuous increase in crosstalk in the deep submicrometer technology raised concerns for on-chip communication reliability, leading to the incorporation of crosstalk avoidance techniques in error control coding schemes. This brief proposes joint crosstalk...

Full description

Saved in:
Bibliographic Details
Main Authors: Flayyih, Wameedh Nazar, Samsudin, Khairulmizam, Hashim, Shaiful Jahari, Ismail, Yehea I., Rokhani, Fakhrul Zaman
Format: Article
Language:English
Published: Institute of Electrical and Electronics Engineers 2016
Online Access:http://psasir.upm.edu.my/id/eprint/16298/1/Adaptive%20multibit%20crosstalk-aware%20error%20control%20coding%20scheme%20for%20on-chip%20communication.pdf
http://psasir.upm.edu.my/id/eprint/16298/
http://ieeexplore.ieee.org/xpl/articleDetails.jsp?reload=true&arnumber=7279093
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Universiti Putra Malaysia
Language: English
id my.upm.eprints.16298
record_format eprints
spelling my.upm.eprints.162982016-06-08T01:34:52Z http://psasir.upm.edu.my/id/eprint/16298/ Adaptive multibit crosstalk-aware error control coding scheme for on-chip communication Flayyih, Wameedh Nazar Samsudin, Khairulmizam Hashim, Shaiful Jahari Ismail, Yehea I. Rokhani, Fakhrul Zaman The presence of different noise sources and continuous increase in crosstalk in the deep submicrometer technology raised concerns for on-chip communication reliability, leading to the incorporation of crosstalk avoidance techniques in error control coding schemes. This brief proposes joint crosstalk avoidance with adaptive error control scheme to reduce the power consumption by providing appropriate communication resiliency based on runtime noise level. By switching between shielding and duplication as the crosstalk avoidance technique and between hybrid automatic repeat request and forward error correction as the error control policies, three modes of error resiliencies are provided. The results show that, in reduced mode, the scheme achieves up to 25.3% power savings at 3-mm wire length as compared to the original nonadaptive scheme at the cost of only 3.4% power overhead in high protection mode. Institute of Electrical and Electronics Engineers 2016 Article PeerReviewed application/pdf en http://psasir.upm.edu.my/id/eprint/16298/1/Adaptive%20multibit%20crosstalk-aware%20error%20control%20coding%20scheme%20for%20on-chip%20communication.pdf Flayyih, Wameedh Nazar and Samsudin, Khairulmizam and Hashim, Shaiful Jahari and Ismail, Yehea I. and Rokhani, Fakhrul Zaman (2016) Adaptive multibit crosstalk-aware error control coding scheme for on-chip communication. IEEE Transactions on Circuits and Systems II: Express Briefs, 63 (2). pp. 166-170. ISSN 1549-7747; ESSN: 1558-3791 http://ieeexplore.ieee.org/xpl/articleDetails.jsp?reload=true&arnumber=7279093 10.1109/TCSII.2015.2483379
institution Universiti Putra Malaysia
building UPM Library
collection Institutional Repository
continent Asia
country Malaysia
content_provider Universiti Putra Malaysia
content_source UPM Institutional Repository
url_provider http://psasir.upm.edu.my/
language English
description The presence of different noise sources and continuous increase in crosstalk in the deep submicrometer technology raised concerns for on-chip communication reliability, leading to the incorporation of crosstalk avoidance techniques in error control coding schemes. This brief proposes joint crosstalk avoidance with adaptive error control scheme to reduce the power consumption by providing appropriate communication resiliency based on runtime noise level. By switching between shielding and duplication as the crosstalk avoidance technique and between hybrid automatic repeat request and forward error correction as the error control policies, three modes of error resiliencies are provided. The results show that, in reduced mode, the scheme achieves up to 25.3% power savings at 3-mm wire length as compared to the original nonadaptive scheme at the cost of only 3.4% power overhead in high protection mode.
format Article
author Flayyih, Wameedh Nazar
Samsudin, Khairulmizam
Hashim, Shaiful Jahari
Ismail, Yehea I.
Rokhani, Fakhrul Zaman
spellingShingle Flayyih, Wameedh Nazar
Samsudin, Khairulmizam
Hashim, Shaiful Jahari
Ismail, Yehea I.
Rokhani, Fakhrul Zaman
Adaptive multibit crosstalk-aware error control coding scheme for on-chip communication
author_facet Flayyih, Wameedh Nazar
Samsudin, Khairulmizam
Hashim, Shaiful Jahari
Ismail, Yehea I.
Rokhani, Fakhrul Zaman
author_sort Flayyih, Wameedh Nazar
title Adaptive multibit crosstalk-aware error control coding scheme for on-chip communication
title_short Adaptive multibit crosstalk-aware error control coding scheme for on-chip communication
title_full Adaptive multibit crosstalk-aware error control coding scheme for on-chip communication
title_fullStr Adaptive multibit crosstalk-aware error control coding scheme for on-chip communication
title_full_unstemmed Adaptive multibit crosstalk-aware error control coding scheme for on-chip communication
title_sort adaptive multibit crosstalk-aware error control coding scheme for on-chip communication
publisher Institute of Electrical and Electronics Engineers
publishDate 2016
url http://psasir.upm.edu.my/id/eprint/16298/1/Adaptive%20multibit%20crosstalk-aware%20error%20control%20coding%20scheme%20for%20on-chip%20communication.pdf
http://psasir.upm.edu.my/id/eprint/16298/
http://ieeexplore.ieee.org/xpl/articleDetails.jsp?reload=true&arnumber=7279093
_version_ 1643826172646129664