A procedure of a test pattern generation for CMOS operational amplifier based on the inverting amplifier

The microchip, an ultra-small and fragile electrical system is prone to damage either during the fabrication process or during the operation of the device itself. In microchip production, the final products are all identical because a master mold is used for production. This also implies that there...

Full description

Saved in:
Bibliographic Details
Main Authors: Abdul Halin, Izhal, Suparjo, Bambang Sunaryo, Wan Hasan, Wan Zuha, Wagiran, Rahman, Mohd Sidek, Roslina
Format: Conference or Workshop Item
Language:English
Published: Universiti Putra Malaysia Press 2002
Online Access:http://psasir.upm.edu.my/id/eprint/18388/1/18388.pdf
http://psasir.upm.edu.my/id/eprint/18388/
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Universiti Putra Malaysia
Language: English
id my.upm.eprints.18388
record_format eprints
spelling my.upm.eprints.183882015-03-13T01:16:23Z http://psasir.upm.edu.my/id/eprint/18388/ A procedure of a test pattern generation for CMOS operational amplifier based on the inverting amplifier Abdul Halin, Izhal Suparjo, Bambang Sunaryo Wan Hasan, Wan Zuha Wagiran, Rahman Mohd Sidek, Roslina The microchip, an ultra-small and fragile electrical system is prone to damage either during the fabrication process or during the operation of the device itself. In microchip production, the final products are all identical because a master mold is used for production. This also implies that there is a large possibility that defects of all the products are also the same in nature. If the cause and location of damage in a microchip is identified before mass production, it could be prevented. In order to do so, tests have to be done. Unlike in Digital Design, Test Pattern Generation (TPG) in Analog Design is still new. This paper discussed a developed procedure to generate a Test Pattern for a CMOS Operational Amplifier (Op-Amp) using an Inverting Amplifier that consists of the Device Under Test (Dl)T) which is the Op-Amp. The work includes designing an Op-Amp, applying the Op-Amp as an Inverting Amplifier, modeling the faults and finally generating a Test Pattern. Relevant figures, graphs and tables obtained from computer simulation presented in this paper will foster better understanding of the procedure developed. This paper argues that if the developed procedure is incorporated in the production sequence of Op-Amp Integrated Circuits (IC), quality standards of the Op-Amps produced are certainly to be elevated. Universiti Putra Malaysia Press 2002 Conference or Workshop Item NonPeerReviewed application/pdf en http://psasir.upm.edu.my/id/eprint/18388/1/18388.pdf Abdul Halin, Izhal and Suparjo, Bambang Sunaryo and Wan Hasan, Wan Zuha and Wagiran, Rahman and Mohd Sidek, Roslina (2002) A procedure of a test pattern generation for CMOS operational amplifier based on the inverting amplifier. In: 2nd World Engineering Congress, 22 - 25 July 2002, Sarawak, Malaysia. (pp. 255-260).
institution Universiti Putra Malaysia
building UPM Library
collection Institutional Repository
continent Asia
country Malaysia
content_provider Universiti Putra Malaysia
content_source UPM Institutional Repository
url_provider http://psasir.upm.edu.my/
language English
description The microchip, an ultra-small and fragile electrical system is prone to damage either during the fabrication process or during the operation of the device itself. In microchip production, the final products are all identical because a master mold is used for production. This also implies that there is a large possibility that defects of all the products are also the same in nature. If the cause and location of damage in a microchip is identified before mass production, it could be prevented. In order to do so, tests have to be done. Unlike in Digital Design, Test Pattern Generation (TPG) in Analog Design is still new. This paper discussed a developed procedure to generate a Test Pattern for a CMOS Operational Amplifier (Op-Amp) using an Inverting Amplifier that consists of the Device Under Test (Dl)T) which is the Op-Amp. The work includes designing an Op-Amp, applying the Op-Amp as an Inverting Amplifier, modeling the faults and finally generating a Test Pattern. Relevant figures, graphs and tables obtained from computer simulation presented in this paper will foster better understanding of the procedure developed. This paper argues that if the developed procedure is incorporated in the production sequence of Op-Amp Integrated Circuits (IC), quality standards of the Op-Amps produced are certainly to be elevated.
format Conference or Workshop Item
author Abdul Halin, Izhal
Suparjo, Bambang Sunaryo
Wan Hasan, Wan Zuha
Wagiran, Rahman
Mohd Sidek, Roslina
spellingShingle Abdul Halin, Izhal
Suparjo, Bambang Sunaryo
Wan Hasan, Wan Zuha
Wagiran, Rahman
Mohd Sidek, Roslina
A procedure of a test pattern generation for CMOS operational amplifier based on the inverting amplifier
author_facet Abdul Halin, Izhal
Suparjo, Bambang Sunaryo
Wan Hasan, Wan Zuha
Wagiran, Rahman
Mohd Sidek, Roslina
author_sort Abdul Halin, Izhal
title A procedure of a test pattern generation for CMOS operational amplifier based on the inverting amplifier
title_short A procedure of a test pattern generation for CMOS operational amplifier based on the inverting amplifier
title_full A procedure of a test pattern generation for CMOS operational amplifier based on the inverting amplifier
title_fullStr A procedure of a test pattern generation for CMOS operational amplifier based on the inverting amplifier
title_full_unstemmed A procedure of a test pattern generation for CMOS operational amplifier based on the inverting amplifier
title_sort procedure of a test pattern generation for cmos operational amplifier based on the inverting amplifier
publisher Universiti Putra Malaysia Press
publishDate 2002
url http://psasir.upm.edu.my/id/eprint/18388/1/18388.pdf
http://psasir.upm.edu.my/id/eprint/18388/
_version_ 1643826789199380480