THREE BIT SUBTRACTION CIRCUIT VIA FIELD PROGRAMMABLE
This project is about to design the software and hardware simulator for a Three Bit subtraction Circuit via Field Programmable Gate Array (FPGA). The three bit subtraction circuits are involved in performing the subtraction for each bit by performs operation the arithmetic and logic uni...
Saved in:
| Main Authors: | , , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
International Journal for Advance Research in Engineering and Technology
2013
|
| Subjects: | |
| Online Access: | http://eprints.utem.edu.my/id/eprint/9950/1/Three_Bit_Subtraction_Circuit.pdf http://eprints.utem.edu.my/id/eprint/9950/ http://www.ijaret.org/Three%20Bit%20Subtraction%20Circuit.pdf |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Universiti Teknikal Malaysia Melaka |
| Language: | English |
| Summary: | This project is about to design the software and hardware simulator for a Three Bit subtraction Circuit via Field Programmable Gate Array (FPGA). The three bit subtraction circuits are involved in performing the subtraction for each bit by performs operation the arithmetic and logic unit, called the Arithmetic Logic Unit (ALU). All this operation is to be displayed at seven segment using FPGA board by using Verilog language. A FPGA is a semiconductor device containing programmable logic components called "logic blocks", and programmable interconnects. Logic blocks can be programmed to perform the function of basic logic gates such as AND, and XOR, or more complex combinational functions such as decoders or simple mathematical functions such as additional, subtraction, multiplication, and divisions (+, -, x, ÷). In conclusion, three bit subtraction circuit via FPGA has been successfully designed and developed. In order to have a complete system that is design by our own, one of the recommendation to enhance the possibility of this thesis is to develop the hardware equip with wireless technology. |
|---|