Evaluation of high power density achievement of optimum 4-level capacitor-clamped DC–DC boost converter with passive lossless snubber circuit by using Pareto-Front method

This study presents the evaluation of the proposed optimum 4-level capacitor-clamped DC–DC boost converter (CCBC) for high power density achievement by using Pareto-Front method. The 4-level CCBC with considering high switching frequency can greatly reduce the inductor size and volume. High switchin...

Full description

Saved in:
Bibliographic Details
Main Authors: Naim Kasiran, Mohd Amirul, Ponniran, Asmarashid, Yatim, Mohd Hafizie, Itoh, Jun-ichi
Format: Article
Language:English
Published: Institution of Engineering and Technology (IET) 2020
Subjects:
Online Access:http://eprints.uthm.edu.my/4976/1/AJ%202020%20%2856%29.pdf
http://eprints.uthm.edu.my/4976/
https://dx.doi.org/ 10.1049/iet-pel.2019.0604
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Universiti Tun Hussein Onn Malaysia
Language: English
id my.uthm.eprints.4976
record_format eprints
spelling my.uthm.eprints.49762022-01-03T02:29:59Z http://eprints.uthm.edu.my/4976/ Evaluation of high power density achievement of optimum 4-level capacitor-clamped DC–DC boost converter with passive lossless snubber circuit by using Pareto-Front method Naim Kasiran, Mohd Amirul Ponniran, Asmarashid Yatim, Mohd Hafizie Itoh, Jun-ichi T Technology (General) TK7800-8360 Electronics This study presents the evaluation of the proposed optimum 4-level capacitor-clamped DC–DC boost converter (CCBC) for high power density achievement by using Pareto-Front method. The 4-level CCBC with considering high switching frequency can greatly reduce the inductor size and volume. High switching frequency caused the switching devices to suffer high semiconductor losses. Consequently, the cooling device volume is increased as well. Thus, this study presents softswitching technique in the 4-level CCBC for semiconductor losses reduction. The combination of optimum design of inductor, improvement of circuit structure and soft-switching technique may lead to the highest power density of the converter. A 400 W of the 4-level CCBC converter is designed and experimentally verified. The results show that the inductance and inductor volume required in the 4-level CCBC is reduced by 88.89 and 80.75%, respectively. Besides, Pareto-Front curve shows the highest power density of soft-switching technique with the proposed 4-level CCBC is 6.51 kW/dm3 at 800 kHz of switching frequency with efficiency of 97.20%. Institution of Engineering and Technology (IET) 2020 Article PeerReviewed text en http://eprints.uthm.edu.my/4976/1/AJ%202020%20%2856%29.pdf Naim Kasiran, Mohd Amirul and Ponniran, Asmarashid and Yatim, Mohd Hafizie and Itoh, Jun-ichi (2020) Evaluation of high power density achievement of optimum 4-level capacitor-clamped DC–DC boost converter with passive lossless snubber circuit by using Pareto-Front method. IET Power Electronics, 13 (1). pp. 40-49. ISSN 1755-4543 https://dx.doi.org/ 10.1049/iet-pel.2019.0604
institution Universiti Tun Hussein Onn Malaysia
building UTHM Library
collection Institutional Repository
continent Asia
country Malaysia
content_provider Universiti Tun Hussein Onn Malaysia
content_source UTHM Institutional Repository
url_provider http://eprints.uthm.edu.my/
language English
topic T Technology (General)
TK7800-8360 Electronics
spellingShingle T Technology (General)
TK7800-8360 Electronics
Naim Kasiran, Mohd Amirul
Ponniran, Asmarashid
Yatim, Mohd Hafizie
Itoh, Jun-ichi
Evaluation of high power density achievement of optimum 4-level capacitor-clamped DC–DC boost converter with passive lossless snubber circuit by using Pareto-Front method
description This study presents the evaluation of the proposed optimum 4-level capacitor-clamped DC–DC boost converter (CCBC) for high power density achievement by using Pareto-Front method. The 4-level CCBC with considering high switching frequency can greatly reduce the inductor size and volume. High switching frequency caused the switching devices to suffer high semiconductor losses. Consequently, the cooling device volume is increased as well. Thus, this study presents softswitching technique in the 4-level CCBC for semiconductor losses reduction. The combination of optimum design of inductor, improvement of circuit structure and soft-switching technique may lead to the highest power density of the converter. A 400 W of the 4-level CCBC converter is designed and experimentally verified. The results show that the inductance and inductor volume required in the 4-level CCBC is reduced by 88.89 and 80.75%, respectively. Besides, Pareto-Front curve shows the highest power density of soft-switching technique with the proposed 4-level CCBC is 6.51 kW/dm3 at 800 kHz of switching frequency with efficiency of 97.20%.
format Article
author Naim Kasiran, Mohd Amirul
Ponniran, Asmarashid
Yatim, Mohd Hafizie
Itoh, Jun-ichi
author_facet Naim Kasiran, Mohd Amirul
Ponniran, Asmarashid
Yatim, Mohd Hafizie
Itoh, Jun-ichi
author_sort Naim Kasiran, Mohd Amirul
title Evaluation of high power density achievement of optimum 4-level capacitor-clamped DC–DC boost converter with passive lossless snubber circuit by using Pareto-Front method
title_short Evaluation of high power density achievement of optimum 4-level capacitor-clamped DC–DC boost converter with passive lossless snubber circuit by using Pareto-Front method
title_full Evaluation of high power density achievement of optimum 4-level capacitor-clamped DC–DC boost converter with passive lossless snubber circuit by using Pareto-Front method
title_fullStr Evaluation of high power density achievement of optimum 4-level capacitor-clamped DC–DC boost converter with passive lossless snubber circuit by using Pareto-Front method
title_full_unstemmed Evaluation of high power density achievement of optimum 4-level capacitor-clamped DC–DC boost converter with passive lossless snubber circuit by using Pareto-Front method
title_sort evaluation of high power density achievement of optimum 4-level capacitor-clamped dc–dc boost converter with passive lossless snubber circuit by using pareto-front method
publisher Institution of Engineering and Technology (IET)
publishDate 2020
url http://eprints.uthm.edu.my/4976/1/AJ%202020%20%2856%29.pdf
http://eprints.uthm.edu.my/4976/
https://dx.doi.org/ 10.1049/iet-pel.2019.0604
_version_ 1738581320504705024