An Efficient Implementation of LED Block Cipher on FPGA

• Main Authors: Al-Shatari, M., Hussin, F.A., Aziz, A.A., Witjaksono, G., Rohmad, M.S., Tran, X.-T.
• Format: Conference or Workshop Item
• Published: Institute of Electrical and Electronics Engineers Inc. 2019
• Online Access: https://www.scopus.com/inward/record.uri?eid=2-s2.0-85083076255&doi=10.1109%2fICOICE48418.2019.9035193&partnerID=40&md5=48fd8309818b65aab029d051befd0099; http://eprints.utp.edu.my/30156/
• Institution: Universiti Teknologi Petronas

LED is an ultra-lightweight block cipher targeting resource-constrained devices. The current hardware architectures of this cipher utilize large logic area, operate in low frequencies and have low throughput. To improve the trade-offs between area utilization and performance, an iterative round-based architecture of LED block cipher is implemented in this paper. LED algorithm is available in 64-bit and 128-bit key sizes. In this paper, the focus is on the 64-bit key with 64-bit block size. This algorithm is implemented on various Field Programmable Gate Array (FPGA) devices. The design is verified on several Altera and Xilinx devices using Altera Quartus II, ModelSim and Xilinx ISE simulators. Both low-cost and high-end FPGA devices were targeted. Tradeoffs between area and performance were considered, with the optimization for performance. The throughput and maximum operating frequency are benchmarked with the existing literature and better performance is achieved. The results show large improvements in maximum operating frequency and throughput as well as reduction in area utilization compared to recent designs of round-based LED block cipher. © 2019 IEEE.