An Efficient Implementation of Advanced Encryption Standard on the Coarse-grained Reconfigurable Architecture
p. 1
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
ĐHQGHN
2017
|
| Subjects: | |
| Online Access: | http://repository.vnu.edu.vn/handle/VNU_123/56797 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Vietnam National University, Hanoi |
| Language: | English |
| id |
oai:112.137.131.14:VNU_123-56797 |
|---|---|
| record_format |
dspace |
| spelling |
oai:112.137.131.14:VNU_123-567972018-08-07T01:27:43Z An Efficient Implementation of Advanced Encryption Standard on the Coarse-grained Reconfigurable Architecture Hung K. Nguyen Tran, Xuan Tu Coarse-grained Reconfigurable Architecture (CGRA) Advanced Encryption Standard (AES) Reconfigurable Computing Parallel Processing p. 1 The Advanced Encryption Standard (AES) is currently considered as one of the best symmetric -key block ciphers. The hardware implementation of the AES for hand-held mobile devices or wireless sensor network nodes is always required to meet the strict constraints in terms of performance, power and cost. Coarse-grained reconfigurable architectures are recently proposed as the solution that provides high flexibility, high performance and low power consumption for the next-generation embedded systems. This paper presents a flexible, high-performance implementation of the AES algorithm on a coarse-grained reconfigurable architecture, called MUSRA (Multimedia Specific Reconfigurable Architecture). First, we propose a hardware-software partitioning method for mapping the AES algorithm onto the MUSRA. Second, the parallel and pipelining techniques are considered thoughtfully to increase total computing throughput by efficiently utilizing the computing resources of the MUSRA. Some optimizations at both loop transformation level and scheduling level are performed in order to make better use of instruction-, loop- and task- level parallelism. The proposed implementation has been evaluated by the cycle-accurate simulator of the MUSRA. Experimental results show that the MUSRA can be reconfigured to support both encryption and decryption with all key lengths specified in the AES standard. The performance of the AES algorithm on the MUSRA is better than that of the ADRES reconfigurable processor, Xilinx Virtex-II, and the TI C64+ DSP. 2017-08-14T08:20:48Z 2017-08-14T08:20:48Z 2016 Article Nguyễn, K. H, Tran, X. T. (2016). An Efficient Implementation of Advanced Encryption Standard on the Coarse-grained Reconfigurable Architecture. VNU Journal of Science, Comp. Science & Com. Eng., 32, 2, 10-22 0866-8612 http://repository.vnu.edu.vn/handle/VNU_123/56797 en Journal of Comp. Science & Com. Eng. application/pdf ĐHQGHN |
| institution |
Vietnam National University, Hanoi |
| building |
VNU Library & Information Center |
| country |
Vietnam |
| collection |
VNU Digital Repository |
| language |
English |
| topic |
Coarse-grained Reconfigurable Architecture (CGRA) Advanced Encryption Standard (AES) Reconfigurable Computing Parallel Processing |
| spellingShingle |
Coarse-grained Reconfigurable Architecture (CGRA) Advanced Encryption Standard (AES) Reconfigurable Computing Parallel Processing Hung K. Nguyen Tran, Xuan Tu An Efficient Implementation of Advanced Encryption Standard on the Coarse-grained Reconfigurable Architecture |
| description |
p. 1 |
| format |
Article |
| author |
Hung K. Nguyen Tran, Xuan Tu |
| author_facet |
Hung K. Nguyen Tran, Xuan Tu |
| author_sort |
Hung K. Nguyen |
| title |
An Efficient Implementation of Advanced Encryption Standard on the Coarse-grained Reconfigurable Architecture |
| title_short |
An Efficient Implementation of Advanced Encryption Standard on the Coarse-grained Reconfigurable Architecture |
| title_full |
An Efficient Implementation of Advanced Encryption Standard on the Coarse-grained Reconfigurable Architecture |
| title_fullStr |
An Efficient Implementation of Advanced Encryption Standard on the Coarse-grained Reconfigurable Architecture |
| title_full_unstemmed |
An Efficient Implementation of Advanced Encryption Standard on the Coarse-grained Reconfigurable Architecture |
| title_sort |
efficient implementation of advanced encryption standard on the coarse-grained reconfigurable architecture |
| publisher |
ĐHQGHN |
| publishDate |
2017 |
| url |
http://repository.vnu.edu.vn/handle/VNU_123/56797 |
| _version_ |
1680968103363608576 |