Implementation of a 10-bit Current Mode Digital-to-Analog Converteron a 0.35um CMOS Process

Implementation of a 10-bit Current Mode Digital-to-Analog Converteron a 0.35um CMOS Process

Saved in:

Bibliographic Details
Main Authors:	Anonuevo, Stephanie Anne V., Canlas, Luisito B., Jr., Ramos, John Raymund G., Saludes, Jan Domini C.
Format:	text
Language:	English
Published:	Animo Repository 2011
Online Access:	https://animorepository.dlsu.edu.ph/etd_bachelors/14778
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	De La Salle University
Language:	English

Similar Items

Implementation of BIST for an 8-bit SAR ADC on a 0.35um CMOS process
by: Co, Cherish Queen G., et al.
Published: (2011)

Analog realization of a low-voltage two-order selectable fractional-order differentiator in a 0.35um CMOS technology
by: Abulencia, Geoffrey L., et al.
Published: (2016)

Experimental modules on integrated circuit design using tanner for 0.25 um, 0.35 um, and 0.5 CMOS process
by: Escano, Ron Alvin V., et al.
Published: (2010)

CMOS design of reconfigurable data-panning algorithm based sorter for 8-input, 8-bit digital data using the 0.35um library
by: Tolentino, Anthony S.
Published: (2022)

CMOS implementation of hysteretic controller fo a DC-to-DC buck converter using 0.35um library
by: Dela Cruz, Arainne Grace O., et al.
Published: (2017)

Design and implementation of a low-voltage selectable fractional-order differentiator in a 0.35um CMOS technology
by: Abulencia, Geoffrey L.
Published: (2014)

A 0.35um low voltage ADC using Delta-Sigma modulator with CIC decimation filter
by: Abad, Alexander C.
Published: (2011)

A sigma-delta class D audio power amplifier in 0.35μm CMOS technology
by: Junle, P., et al.
Published: (2014)

0.35 MICROMETER EEPROM SHRINK CELL QUALIFICATION
by: VIBIN ARAVINDAKSHAN
Published: (2019)

An 8-bit CMOS dynamic voltage reference analog-to-digital converter
by: Li, Jingjing
Published: (2016)

Design and implementation of a low-voltage four selectable fractional-order differentiator in a 0.35 μm CMOS technology
by: Abad, Alexander C., et al.
Published: (2018)

Design of an 8-bit CMOS dynamic voltage reference analog-to-digital converter
by: Zhang, Lian
Published: (2016)

Design considerations for a 30 GHz differential colpitts VCO with High fOSC/fT ratio in 0.35μm SiGe BiCMOS
by: Hon, M., et al.
Published: (2014)

Implementation of organic bottom anti-reflective coating in 0.35 μm polycide fabrication
by: Ko, T.-M., et al.
Published: (2014)

Implementation of organic bottom anti-reflective coating in 0.35 μm polycide fabrication
by: Ko, T.-M., et al.
Published: (2014)

DLS7555: Design and characterization of a 555 timer IC using 0.5um CMOS technology
by: Azares, Danica B., et al.
Published: (2014)

Domain Wall Motion-based Low Power Hybrid Spin-CMOS 5-bit Flash Analog Data Converter
by: Yogendra, Karthik, et al.
Published: (2019)

Implementation of a 1V temperature sensing IC on a 0.18um CMOS process
by: Briones, Juan Gabriel C., et al.
Published: (2013)

A 1.5 v 5.2 nW 60 dB-DR Lowpass Filter with Self-Compansated Gain in 0.35 μm CMOS Suitable for Biomedical Applications
by: Surachoke Thanapithak, et al.
Published: (2019)

Design automation for a 2 uM double-metal CMOS gate array
by: Chua, Hong Chuek.
Published: (2011)

Phase-locked loop for low frequency application using 0.18um CMOS technology
by: Zhang, Yao.
Published: (2009)

Experimental modules on integrated circuit design using tanner for 0.18um CMOS process
by: Amis, Paul Anthony M., et al.
Published: (2014)

Analog CMOS integrated circuit design
by: LUO ZHENYING
Published: (2010)

Design and analysis of an 8-bit SAR analog-digital converter
by: Wang, Ting.
Published: (2009)

Design of the low-voltage CMOS analog multiplier
by: Guo, Lizao.
Published: (2012)

Design of the low-voltage CMOS analog multiplier
by: Tan, Wai Kit.
Published: (2013)

Design of the low-voltage CMOS analog multiplier
by: Chong, Hauo Wah.
Published: (2010)

Design of the low-voltage CMOS analog multiplier
by: Sun, Guoliang.
Published: (2008)

Design of a time-mode analog-to-digital converter utilizing a time-to-digital converter that is scalable with CMOS technology
by: Teh, Jian Sen
Published: (2019)

8-bit CMOS asynchronous dynamic reference ADC
by: Ng, Xiang Yang
Published: (2024)

Fabrication of strain relaxed silicon-germanium-on-insulator (Si 0.35Ge0.65OI) wafers using cyclical thermal oxidation and annealing
by: Wang, G.H., et al.
Published: (2014)

8-bit asynchronous dynamic reference analog-to-digital converter design
by: Adhika, Joseph Taruna
Published: (2020)

Design of a high speed CMOS analog comparator
by: Chen, Qi.
Published: (2010)

A 3.54 nJ/bit-RX, 0.671 nJ/bit-TX burst mode super-regenerative UWB transceiver in 0.18- μm CMOS
by: Zheng, Yuanjin, et al.
Published: (2014)

Time mode analog-to-digital converter
by: Hor, Hon Cheong
Published: (2016)

16 bits high speed CMOS multiplier IC design
by: Wut Yee Win Thoung
Published: (2021)

16-bit low power CMOS multiplier IC design
by: Hu, Hang
Published: (2020)

16-bit low-power CMOS multiplier IC design
by: Zhang, Jingyao
Published: (2021)

16-bit low-power CMOS multiplier IC design
by: Wang, Jun
Published: (2022)

16-bit high speed CMOS multiplier IC design
by: He, Pengfei
Published: (2021)