Analog realization of a low-voltage two-order selectable fractional-order differentiator in a 0.35um CMOS technology
The analog realization of a selectable fractional-order differentiator (FOD) in a microelectronics scale is mainly the focus of this study. From this design, the order of differentiation can be selected between FOD(0.25) and FOD(0.50). While the aim is to make the hardware implementation as compact...
Saved in:
Main Authors: | , |
---|---|
格式: | text |
出版: |
Animo Repository
2016
|
主題: | |
在線閱讀: | https://animorepository.dlsu.edu.ph/faculty_research/2973 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | De La Salle University |