Analog realization of a low-voltage two-order selectable fractional-order differentiator in a 0.35um CMOS technology
The analog realization of a selectable fractional-order differentiator (FOD) in a microelectronics scale is mainly the focus of this study. From this design, the order of differentiation can be selected between FOD(0.25) and FOD(0.50). While the aim is to make the hardware implementation as compact...
Saved in:
Main Authors: | Abulencia, Geoffrey L., Abad, Alexander C. |
---|---|
Format: | text |
Published: |
Animo Repository
2016
|
Subjects: | |
Online Access: | https://animorepository.dlsu.edu.ph/faculty_research/2973 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | De La Salle University |
Similar Items
-
Design and implementation of a low-voltage four selectable fractional-order differentiator in a 0.35 μm CMOS technology
by: Abad, Alexander C., et al.
Published: (2018) -
Design and implementation of a low-voltage selectable fractional-order differentiator in a 0.35um CMOS technology
by: Abulencia, Geoffrey L.
Published: (2014) -
A 0.35um low voltage ADC using Delta-Sigma modulator with CIC decimation filter
by: Abad, Alexander C.
Published: (2011) -
Analog CMOS integrated circuit design
by: LUO ZHENYING
Published: (2010) -
Analysis of energy consumption bounds in CMOS current-steering digital-to-analog converters
by: Chacón, Oscar Morales, et al.
Published: (2022)