Cross feedforward cascode compensation for low-power three-stage amplifier with large capacitive load
An area-efficient cross feedforward cascode compensation (CFCC) technique is presented for a three-stage amplifier. The proposed amplifier is capable of driving heavy capacitive load at low power consumption but not dedicated to heavy load currents or heavy resistive loading. The CFCC technique enab...
Saved in:
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Article |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/102381 http://hdl.handle.net/10220/16396 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-102381 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-1023812020-03-07T14:00:33Z Cross feedforward cascode compensation for low-power three-stage amplifier with large capacitive load Chong, Sau Siong Chan, Pak Kwong School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering An area-efficient cross feedforward cascode compensation (CFCC) technique is presented for a three-stage amplifier. The proposed amplifier is capable of driving heavy capacitive load at low power consumption but not dedicated to heavy load currents or heavy resistive loading. The CFCC technique enables the nondominant complex poles of the amplifier to be located at high frequencies, resulting in bandwidth extension. The amplifier can be stabilized with a cascode compensation capacitor of only 1.15 pF when driving a 500-pF capacitive load, greatly reducing the overall area of the amplifier. In addition, the presence of two left-hand-plane (LHP) zeros in the proposed scheme improves the phase margin and relaxes the stability criteria. The proposed technique has been implemented and fabricated in a UMC 65-nm CMOS process and it achieves a 2-MHz gain-bandwidth product (GBW) when driving a 500-pF capacitive load by consuming only 20.4 μW at a 1.2-V supply. The proposed compensation technique compares favorably in terms of figures-of-merit (FOM) to previously reported works. Most significantly, the CFCC amplifier achieves the highest load capacitance to total compensation capacitance ratio (CL/CT) of all its counterparts. 2013-10-10T06:23:31Z 2019-12-06T20:54:08Z 2013-10-10T06:23:31Z 2019-12-06T20:54:08Z 2012 2012 Journal Article Chong, S. S., & Chan, P. K. (2012). Cross feedforward cascode compensation for low-power three-stage amplifier with large capacitive load. IEEE journal of solid-state circuits, 47(9), 2227-2234. https://hdl.handle.net/10356/102381 http://hdl.handle.net/10220/16396 10.1109/JSSC.2012.2194090 en IEEE journal of solid-state circuits |
institution |
Nanyang Technological University |
building |
NTU Library |
country |
Singapore |
collection |
DR-NTU |
language |
English |
topic |
DRNTU::Engineering::Electrical and electronic engineering |
spellingShingle |
DRNTU::Engineering::Electrical and electronic engineering Chong, Sau Siong Chan, Pak Kwong Cross feedforward cascode compensation for low-power three-stage amplifier with large capacitive load |
description |
An area-efficient cross feedforward cascode compensation (CFCC) technique is presented for a three-stage amplifier. The proposed amplifier is capable of driving heavy capacitive load at low power consumption but not dedicated to heavy load currents or heavy resistive loading. The CFCC technique enables the nondominant complex poles of the amplifier to be located at high frequencies, resulting in bandwidth extension. The amplifier can be stabilized with a cascode compensation capacitor of only 1.15 pF when driving a 500-pF capacitive load, greatly reducing the overall area of the amplifier. In addition, the presence of two left-hand-plane (LHP) zeros in the proposed scheme improves the phase margin and relaxes the stability criteria. The proposed technique has been implemented and fabricated in a UMC 65-nm CMOS process and it achieves a 2-MHz gain-bandwidth product (GBW) when driving a 500-pF capacitive load by consuming only 20.4 μW at a 1.2-V supply. The proposed compensation technique compares favorably in terms of figures-of-merit (FOM) to previously reported works. Most significantly, the CFCC amplifier achieves the highest load capacitance to total compensation capacitance ratio (CL/CT) of all its counterparts. |
author2 |
School of Electrical and Electronic Engineering |
author_facet |
School of Electrical and Electronic Engineering Chong, Sau Siong Chan, Pak Kwong |
format |
Article |
author |
Chong, Sau Siong Chan, Pak Kwong |
author_sort |
Chong, Sau Siong |
title |
Cross feedforward cascode compensation for low-power three-stage amplifier with large capacitive load |
title_short |
Cross feedforward cascode compensation for low-power three-stage amplifier with large capacitive load |
title_full |
Cross feedforward cascode compensation for low-power three-stage amplifier with large capacitive load |
title_fullStr |
Cross feedforward cascode compensation for low-power three-stage amplifier with large capacitive load |
title_full_unstemmed |
Cross feedforward cascode compensation for low-power three-stage amplifier with large capacitive load |
title_sort |
cross feedforward cascode compensation for low-power three-stage amplifier with large capacitive load |
publishDate |
2013 |
url |
https://hdl.handle.net/10356/102381 http://hdl.handle.net/10220/16396 |
_version_ |
1681048769356890112 |