Bit-level multiplierless FIR filter optimization incorporating sparse filter technique
Multiplierless FIR filter optimization has been extensively studied in the past decades to minimize the number of adders. A more accurate measurement of the implementation complexity is the number of full adders counted at bit-level. However, the high computational complexity of the optimization at...
Saved in:
Main Authors: | Ye, Wen Bin, Yu, Ya Jun |
---|---|
其他作者: | School of Electrical and Electronic Engineering |
格式: | Article |
語言: | English |
出版: |
2014
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/103630 http://hdl.handle.net/10220/24502 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Algorithms for synthesis and optimization of multiplierless FIR filters
由: Xu, Fei
出版: (2011) -
Single-stage and cascade design of high order multiplierless linear phase FIR filters using genetic algorithm
由: Ye, Wen Bin, et al.
出版: (2014) -
Design of high order and wide coefficient wordlength multiplierless FIR filters with low hardware cost using genetic algorithm
由: Ye, Wen Bin, et al.
出版: (2013) -
Design of low voltage micropower asynchronous datapath modules for a multiplierless FIR filter
由: Chua, Chien Chung.
出版: (2008) -
Design of low voltage micropower asynchronous datapath modules for a multiplierless FIR filter
由: Chua, Chien Chung.
出版: (2008)