Bit-level multiplierless FIR filter optimization incorporating sparse filter technique
Multiplierless FIR filter optimization has been extensively studied in the past decades to minimize the number of adders. A more accurate measurement of the implementation complexity is the number of full adders counted at bit-level. However, the high computational complexity of the optimization at...
Saved in:
Main Authors: | Ye, Wen Bin, Yu, Ya Jun |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/103630 http://hdl.handle.net/10220/24502 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Algorithms for synthesis and optimization of multiplierless FIR filters
by: Xu, Fei
Published: (2011) -
Single-stage and cascade design of high order multiplierless linear phase FIR filters using genetic algorithm
by: Ye, Wen Bin, et al.
Published: (2014) -
Design of high order and wide coefficient wordlength multiplierless FIR filters with low hardware cost using genetic algorithm
by: Ye, Wen Bin, et al.
Published: (2013) -
Design of low voltage micropower asynchronous datapath modules for a multiplierless FIR filter
by: Chua, Chien Chung.
Published: (2008) -
Design of low voltage micropower asynchronous datapath modules for a multiplierless FIR filter
by: Chua, Chien Chung.
Published: (2008)