Obfuscation and watermarking of FPGA designs based on constant value generators

Obfuscation is a technique which makes design less intelligible in order to prevent or increase reverse engineering effort. In this paper, a new approach to hardware obfuscation by inserting constant value generators (CVGs) is proposed. A CVG is a circuit that generates the same fixed logic value bu...

Full description

Saved in:
Bibliographic Details
Main Authors: Sergeichik, Vladimir V., Ivaniuk, Alexander A., Chang, Chip-Hong
Other Authors: School of Electrical and Electronic Engineering
Format: Conference or Workshop Item
Language:English
Published: 2015
Subjects:
Online Access:https://hdl.handle.net/10356/105039
http://hdl.handle.net/10220/25168
http://dx.doi.org/10.1109/ISICIR.2014.7029471
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-105039
record_format dspace
spelling sg-ntu-dr.10356-1050392019-12-06T21:44:55Z Obfuscation and watermarking of FPGA designs based on constant value generators Sergeichik, Vladimir V. Ivaniuk, Alexander A. Chang, Chip-Hong School of Electrical and Electronic Engineering International Symposium on Integrated Circuits (ISIC) (14th : 2014) DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits Obfuscation is a technique which makes design less intelligible in order to prevent or increase reverse engineering effort. In this paper, a new approach to hardware obfuscation by inserting constant value generators (CVGs) is proposed. A CVG is a circuit that generates the same fixed logic value but will not be minimized by the synthesizer. CVGs can be used to create new logic primitives, embed watermarks and introduce fictive interdependencies in the circuit. They help to hide actual design performance information by tricking the synthesizer tools to generate deceiving delay reports through the false paths. Accepted version 2015-03-03T09:21:08Z 2019-12-06T21:44:55Z 2015-03-03T09:21:08Z 2019-12-06T21:44:55Z 2014 2014 Conference Paper Sergeichik, V. V., Ivaniuk, A. A., & Chang, C.-H. (2014). Obfuscation and watermarking of FPGA designs based on constant value generators. 2014 14th International Symposium on Integrated Circuits (ISIC), 608-611. https://hdl.handle.net/10356/105039 http://hdl.handle.net/10220/25168 http://dx.doi.org/10.1109/ISICIR.2014.7029471 183019 en © 2014 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at: [http://dx.doi.org/10.1109/ISICIR.2014.7029471]. 4 p. application/pdf
institution Nanyang Technological University
building NTU Library
country Singapore
collection DR-NTU
language English
topic DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
spellingShingle DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
Sergeichik, Vladimir V.
Ivaniuk, Alexander A.
Chang, Chip-Hong
Obfuscation and watermarking of FPGA designs based on constant value generators
description Obfuscation is a technique which makes design less intelligible in order to prevent or increase reverse engineering effort. In this paper, a new approach to hardware obfuscation by inserting constant value generators (CVGs) is proposed. A CVG is a circuit that generates the same fixed logic value but will not be minimized by the synthesizer. CVGs can be used to create new logic primitives, embed watermarks and introduce fictive interdependencies in the circuit. They help to hide actual design performance information by tricking the synthesizer tools to generate deceiving delay reports through the false paths.
author2 School of Electrical and Electronic Engineering
author_facet School of Electrical and Electronic Engineering
Sergeichik, Vladimir V.
Ivaniuk, Alexander A.
Chang, Chip-Hong
format Conference or Workshop Item
author Sergeichik, Vladimir V.
Ivaniuk, Alexander A.
Chang, Chip-Hong
author_sort Sergeichik, Vladimir V.
title Obfuscation and watermarking of FPGA designs based on constant value generators
title_short Obfuscation and watermarking of FPGA designs based on constant value generators
title_full Obfuscation and watermarking of FPGA designs based on constant value generators
title_fullStr Obfuscation and watermarking of FPGA designs based on constant value generators
title_full_unstemmed Obfuscation and watermarking of FPGA designs based on constant value generators
title_sort obfuscation and watermarking of fpga designs based on constant value generators
publishDate 2015
url https://hdl.handle.net/10356/105039
http://hdl.handle.net/10220/25168
http://dx.doi.org/10.1109/ISICIR.2014.7029471
_version_ 1681036228809457664