Inducing alternating nanoscale rectification in a dielectric material for bidirectional-trigger artificial synapses
Nanoionic device-based artificial neural networks that consume little power and hold a potential for enormous densities still fall behind the capabilities of software algorithms running on traditional von Neumann machines. In addition, despite many publications showing multilevel parametric capabili...
Saved in:
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Article |
Language: | English |
Published: |
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/141472 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Summary: | Nanoionic device-based artificial neural networks that consume little power and hold a potential for enormous densities still fall behind the capabilities of software algorithms running on traditional von Neumann machines. In addition, despite many publications showing multilevel parametric capabilities associated with these devices, a real-world nonvolatile memory application that maximizes their potential density is yet to be realized. One reason may be due to their limited functional mode as an analog passive element that is crippled by large interdevice variations. This work demonstrates that the nanoscale stoichiometry in transition metal oxides can be triggered to form asymmetric cationlike vacancy distributions that yield dynamically toggled current rectifying properties. In this manner, a rectifying device operated as an artificial synapse is capable of switching between excitatory and inhibitory modes, dissipating ∼20 fJ/switching event. This complementary functionality (in a similar manner to CMOS transistors) adds a whole new degree of freedom to the design of neuromorphic computing platforms. Moreover, the entire spectrum of nonvolatile states derived from different cation distributions (positive-rectifying, negative-rectifying, conductive, and insulating) may be considered as a mutually exclusive and interchangeable basis set for robust multilevel memory implementation that overcomes the issues associated with large process and device related parametric distributions. |
---|