An energy-efficient current-starved inverter based strong physical unclonable function with enhanced temperature stability
As burgeoning hardware security primitive, physical unclonable function (PUF) has aroused the interest of solid-state circuit community on its efficient integration into security-critical applications. This paper presents an energy efficient implementation of classic arbiter PUF design. Current-star...
Saved in:
Main Authors: | , , , |
---|---|
Other Authors: | |
Format: | Article |
Language: | English |
Published: |
2020
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/145618 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
id |
sg-ntu-dr.10356-145618 |
---|---|
record_format |
dspace |
spelling |
sg-ntu-dr.10356-1456182020-12-30T04:15:41Z An energy-efficient current-starved inverter based strong physical unclonable function with enhanced temperature stability Cao, Yuan Zheng, Wenhan Zhao, Xiaojin Chang, Chip-Hong School of Electrical and Electronic Engineering Engineering::Electrical and electronic engineering Strong Physical Unclonable Function Lightweight Authentication As burgeoning hardware security primitive, physical unclonable function (PUF) has aroused the interest of solid-state circuit community on its efficient integration into security-critical applications. This paper presents an energy efficient implementation of classic arbiter PUF design. Current-starved (CS) inverters are inserted at the inputs of each multiplexer cell to reduce the skew and widen the distribution of the delay difference between two symmetric daisy-chained delay paths selectable by the input challenge. The CS-inverters are biased at the zero temperature coefficient (ZTC) point, making the accumulated delays of the two identical paths insensitive to temperature variations. A symmetric two RS latches based arbiter is proposed to overcome the asymmetric input and clock to the output propagation delay of D flip-flop and the metastability problem of RS latch arbiter. By limiting the drain currents of CS-inverters to achieve ZTC, the power consumption of the proposed PUF is also reduced substantially. The performance of the proposed PUF design has been successfully validated by the responses measured from prototype chips fabricated in standard 65 nm CMOS process. The fabricated chips feature a compact silicon area of 3838 μm 2 and low energy consumption of 2.74 pJ per bit at 25 Mbps, with measured uniqueness of 46.8% and native bit error rate (BER) of 0.8%. It is worst-case BER is less than 10.46% measured over an extended ~7× temperature range and ~5× supply voltage range. These physically measured figures of merit have outperformed previously reported measurements of strong PUFs with similar linear additive delay architecture. Ministry of Education (MOE) Published version This work was supported in part by the National Natural Science Foundation of China under Grant 61601168, in part by the Kongque Technology Innovation Foundation of Shenzhen under Grant KQJSCX20170727101037551, in part by the Fundamental Research Foundation of Shenzhen under Grant JCYJ20170302151209762 and Grant JCYJ20170818101906654, and in part by the Singapore Ministry of Education Tier 2 Grant MOE2015-T2-013. 2020-12-30T04:15:41Z 2020-12-30T04:15:41Z 2019 Journal Article Cao, Y., Zheng, W., Zhao, X., & Chang, C.-H. (2019). An energy-efficient current-starved inverter based strong physical unclonable function with enhanced temperature stability. IEEE Access, 7, 105287-105297. doi:10.1109/ACCESS.2019.2932022 2169-3536 https://hdl.handle.net/10356/145618 10.1109/ACCESS.2019.2932022 7 105287 105297 en MOE2015-T2-013 IEEE Access © 2019 IEEE. This journal is 100% open access, which means that all content is freely available without charge to users or their institutions. All articles accepted after 12 June 2019 are published under a CC BY 4.0 license, and the author retains copyright. Users are allowed to read, download, copy, distribute, print, search, or link to the full texts of the articles, or use them for any other lawful purpose, as long as proper attribution is given. application/pdf |
institution |
Nanyang Technological University |
building |
NTU Library |
continent |
Asia |
country |
Singapore Singapore |
content_provider |
NTU Library |
collection |
DR-NTU |
language |
English |
topic |
Engineering::Electrical and electronic engineering Strong Physical Unclonable Function Lightweight Authentication |
spellingShingle |
Engineering::Electrical and electronic engineering Strong Physical Unclonable Function Lightweight Authentication Cao, Yuan Zheng, Wenhan Zhao, Xiaojin Chang, Chip-Hong An energy-efficient current-starved inverter based strong physical unclonable function with enhanced temperature stability |
description |
As burgeoning hardware security primitive, physical unclonable function (PUF) has aroused the interest of solid-state circuit community on its efficient integration into security-critical applications. This paper presents an energy efficient implementation of classic arbiter PUF design. Current-starved (CS) inverters are inserted at the inputs of each multiplexer cell to reduce the skew and widen the distribution of the delay difference between two symmetric daisy-chained delay paths selectable by the input challenge. The CS-inverters are biased at the zero temperature coefficient (ZTC) point, making the accumulated delays of the two identical paths insensitive to temperature variations. A symmetric two RS latches based arbiter is proposed to overcome the asymmetric input and clock to the output propagation delay of D flip-flop and the metastability problem of RS latch arbiter. By limiting the drain currents of CS-inverters to achieve ZTC, the power consumption of the proposed PUF is also reduced substantially. The performance of the proposed PUF design has been successfully validated by the responses measured from prototype chips fabricated in standard 65 nm CMOS process. The fabricated chips feature a compact silicon area of 3838 μm 2 and low energy consumption of 2.74 pJ per bit at 25 Mbps, with measured uniqueness of 46.8% and native bit error rate (BER) of 0.8%. It is worst-case BER is less than 10.46% measured over an extended ~7× temperature range and ~5× supply voltage range. These physically measured figures of merit have outperformed previously reported measurements of strong PUFs with similar linear additive delay architecture. |
author2 |
School of Electrical and Electronic Engineering |
author_facet |
School of Electrical and Electronic Engineering Cao, Yuan Zheng, Wenhan Zhao, Xiaojin Chang, Chip-Hong |
format |
Article |
author |
Cao, Yuan Zheng, Wenhan Zhao, Xiaojin Chang, Chip-Hong |
author_sort |
Cao, Yuan |
title |
An energy-efficient current-starved inverter based strong physical unclonable function with enhanced temperature stability |
title_short |
An energy-efficient current-starved inverter based strong physical unclonable function with enhanced temperature stability |
title_full |
An energy-efficient current-starved inverter based strong physical unclonable function with enhanced temperature stability |
title_fullStr |
An energy-efficient current-starved inverter based strong physical unclonable function with enhanced temperature stability |
title_full_unstemmed |
An energy-efficient current-starved inverter based strong physical unclonable function with enhanced temperature stability |
title_sort |
energy-efficient current-starved inverter based strong physical unclonable function with enhanced temperature stability |
publishDate |
2020 |
url |
https://hdl.handle.net/10356/145618 |
_version_ |
1688665256026439680 |