Breaking the hardware implementation of AES encryption
Advanced Encryption Standard (AES) is an extensively used symmetric block cipher algorithm which generates ciphertext based on plaintext and key (128, 192, or 256 bits) inputs. Recover the cipher key through brute-force attempts is unrealistic due to the extremely high computation complexity. Nevert...
Saved in:
Main Author: | He, Weiyang |
---|---|
Other Authors: | Chang Chip Hong |
Format: | Final Year Project |
Language: | English |
Published: |
Nanyang Technological University
2021
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/149897 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Software implementation of side-channel analysis on AES encryption with different key length
by: Heng, Denley Jing Jie
Published: (2022) -
Design of high speed advanced encryption standard (AES) encryption circuit
by: Li, Lantian
Published: (2022) -
Design implementation of an AES-256 hardware accelerator and its side-channel attack (SCA) evaluation
by: Goh, Xing Han
Published: (2022) -
High speed AES encryption IC design
by: Dong, Haokun
Published: (2024) -
Side channel power analysis on a target with an AES-256 encryption
by: Liu, Junnan
Published: (2024)