A RF-DC rectifier with dual voltage polarity self-biasing for wireless sensor node application

This paper presents an improvement on the RF-DC rectifier with the self-bias diode-connected MOS transistors to achieve a wide input power range. The proposed design utilized a dual voltage polarity to bias the rectifying PMOS and NMOS with a positive and negative DC potential respectively. This bia...

Full description

Saved in:
Bibliographic Details
Main Authors: Teo, Terence Boon Chiat, Venkadasamy, Navaneethan, Lim, Xian Yang, Nardi, Utomo, Liu, Ziming, Tan, Chong Boon, Seah, Bryan Yun Da, Sit, Ji-Jon, Siek, Liter
Other Authors: School of Electrical and Electronic Engineering
Format: Conference or Workshop Item
Language:English
Published: 2021
Subjects:
Online Access:https://hdl.handle.net/10356/152061
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-152061
record_format dspace
spelling sg-ntu-dr.10356-1520612021-07-16T01:15:40Z A RF-DC rectifier with dual voltage polarity self-biasing for wireless sensor node application Teo, Terence Boon Chiat Venkadasamy, Navaneethan Lim, Xian Yang Nardi, Utomo Liu, Ziming Tan, Chong Boon Seah, Bryan Yun Da Sit, Ji-Jon Siek, Liter School of Electrical and Electronic Engineering 2021 IEEE International Symposium on Circuits and Systems (ISCAS) VIRTUS, IC Design Centre of Excellence Engineering::Electrical and electronic engineering CMOS RF Rectifier Energy Harvesting This paper presents an improvement on the RF-DC rectifier with the self-bias diode-connected MOS transistors to achieve a wide input power range. The proposed design utilized a dual voltage polarity to bias the rectifying PMOS and NMOS with a positive and negative DC potential respectively. This biasing potential enables the gate of the transistor to be boosted above the output voltage or below the rectifier ground to minimize the leakage current. A proposed 3-stage rectifier design is simulated using a 55nm BCD technology and occupies an area of 0.064 mm 2 . The post-layout simulation results show a 75.3% power conversion efficiency (PCE) at -7dBm, -22.5dBm sensitivity and an input power range of 21.2dB when operating at the 900MHz input RF frequency with a 100k0 load. The authors would like to thank GLOBALFOUNDRIES Singapore Pte Ltd for supporting this work. 2021-07-15T02:11:01Z 2021-07-15T02:11:01Z 2021 Conference Paper Teo, T. B. C., Venkadasamy, N., Lim, X. Y., Nardi, U., Liu, Z., Tan, C. B., Seah, B. Y. D., Sit, J. & Siek, L. (2021). A RF-DC rectifier with dual voltage polarity self-biasing for wireless sensor node application. 2021 IEEE International Symposium on Circuits and Systems (ISCAS). https://dx.doi.org/10.1109/ISCAS51556.2021.9401260 2158-1525 https://hdl.handle.net/10356/152061 10.1109/ISCAS51556.2021.9401260 en © 2021 Institute of Electrical and Electronics Engineers (IEEE). All rights reserved.
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic Engineering::Electrical and electronic engineering
CMOS RF Rectifier
Energy Harvesting
spellingShingle Engineering::Electrical and electronic engineering
CMOS RF Rectifier
Energy Harvesting
Teo, Terence Boon Chiat
Venkadasamy, Navaneethan
Lim, Xian Yang
Nardi, Utomo
Liu, Ziming
Tan, Chong Boon
Seah, Bryan Yun Da
Sit, Ji-Jon
Siek, Liter
A RF-DC rectifier with dual voltage polarity self-biasing for wireless sensor node application
description This paper presents an improvement on the RF-DC rectifier with the self-bias diode-connected MOS transistors to achieve a wide input power range. The proposed design utilized a dual voltage polarity to bias the rectifying PMOS and NMOS with a positive and negative DC potential respectively. This biasing potential enables the gate of the transistor to be boosted above the output voltage or below the rectifier ground to minimize the leakage current. A proposed 3-stage rectifier design is simulated using a 55nm BCD technology and occupies an area of 0.064 mm 2 . The post-layout simulation results show a 75.3% power conversion efficiency (PCE) at -7dBm, -22.5dBm sensitivity and an input power range of 21.2dB when operating at the 900MHz input RF frequency with a 100k0 load.
author2 School of Electrical and Electronic Engineering
author_facet School of Electrical and Electronic Engineering
Teo, Terence Boon Chiat
Venkadasamy, Navaneethan
Lim, Xian Yang
Nardi, Utomo
Liu, Ziming
Tan, Chong Boon
Seah, Bryan Yun Da
Sit, Ji-Jon
Siek, Liter
format Conference or Workshop Item
author Teo, Terence Boon Chiat
Venkadasamy, Navaneethan
Lim, Xian Yang
Nardi, Utomo
Liu, Ziming
Tan, Chong Boon
Seah, Bryan Yun Da
Sit, Ji-Jon
Siek, Liter
author_sort Teo, Terence Boon Chiat
title A RF-DC rectifier with dual voltage polarity self-biasing for wireless sensor node application
title_short A RF-DC rectifier with dual voltage polarity self-biasing for wireless sensor node application
title_full A RF-DC rectifier with dual voltage polarity self-biasing for wireless sensor node application
title_fullStr A RF-DC rectifier with dual voltage polarity self-biasing for wireless sensor node application
title_full_unstemmed A RF-DC rectifier with dual voltage polarity self-biasing for wireless sensor node application
title_sort rf-dc rectifier with dual voltage polarity self-biasing for wireless sensor node application
publishDate 2021
url https://hdl.handle.net/10356/152061
_version_ 1707050398491082752