Design and verification for surface electrode openings of ion trap for scalable quantum computing

Quantum computing is a promising candidate in the field of advanced computing. This technology is powerful as it reduces the computational time complexity of classical computers exponentially by applying the superposition principle. This project focuses on further improving the scalability and ion t...

Full description

Saved in:
Bibliographic Details
Main Author: Putra, Nicholas Kenneth Naga
Other Authors: Tan Chuan Seng
Format: Student Research Paper
Language:English
Published: Nanyang Technological University 2022
Subjects:
Online Access:https://hdl.handle.net/10356/157994
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-157994
record_format dspace
spelling sg-ntu-dr.10356-1579942022-06-29T00:53:18Z Design and verification for surface electrode openings of ion trap for scalable quantum computing Putra, Nicholas Kenneth Naga Tan Chuan Seng School of Electrical and Electronic Engineering Centre for Integrated Circuits and Systems TanCS@ntu.edu.sg Engineering::Electrical and electronic engineering::Microelectronics Engineering::Electrical and electronic engineering::Optics, optoelectronics, photonics Quantum computing is a promising candidate in the field of advanced computing. This technology is powerful as it reduces the computational time complexity of classical computers exponentially by applying the superposition principle. This project focuses on further improving the scalability and ion trapping efficiency by monolithically integrating photonics into the surface electrode ion trap itself. For designing the ion trap (planar Paul ion trap), we implement a symmetric 5-wire geometry. Dynamic electric field generated from two symmetric RF electrodes is used for ion confinement in radial plane, whereas DC electrodes are for control in axial direction. Trapped atomic ions are the basis in order to achieve high-fidelity quantum information processors and high-accuracy optical clocks. The concern of designing such ion traps is their scalability. Current state-of-the-art ion trap relies on free space optics for ion control, which limits portability and scalability. The integration of photonics for on-chip light routing is therefore of high interest. To perform this, an opening at the centre of the surface electrode is required to allow for light propagation. We demonstrate the modelling of ion traps with different openings design using COMSOL Multiphysics and evaluate the corresponding trapping performance, in particular the trapping height and trapping depth. We simulate through sweeping different locations for the opening (constant size of 20x20μm) along the axial direction. Observations done are mainly from the electric field distributions obtained from simulations. A trend in the plot is seen for each sweep location values. Similarly, we sweep through different opening sizes to investigate the ion trapping performance. 2022-06-15T00:57:33Z 2022-06-15T00:57:33Z 2021 Student Research Paper Putra, N. K. N. (2021). Design and verification for surface electrode openings of ion trap for scalable quantum computing. Student Research Paper, Nanyang Technological University, Singapore. https://hdl.handle.net/10356/157994 https://hdl.handle.net/10356/157994 en EEE20189 © 2021 The Author(s). application/pdf Nanyang Technological University
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic Engineering::Electrical and electronic engineering::Microelectronics
Engineering::Electrical and electronic engineering::Optics, optoelectronics, photonics
spellingShingle Engineering::Electrical and electronic engineering::Microelectronics
Engineering::Electrical and electronic engineering::Optics, optoelectronics, photonics
Putra, Nicholas Kenneth Naga
Design and verification for surface electrode openings of ion trap for scalable quantum computing
description Quantum computing is a promising candidate in the field of advanced computing. This technology is powerful as it reduces the computational time complexity of classical computers exponentially by applying the superposition principle. This project focuses on further improving the scalability and ion trapping efficiency by monolithically integrating photonics into the surface electrode ion trap itself. For designing the ion trap (planar Paul ion trap), we implement a symmetric 5-wire geometry. Dynamic electric field generated from two symmetric RF electrodes is used for ion confinement in radial plane, whereas DC electrodes are for control in axial direction. Trapped atomic ions are the basis in order to achieve high-fidelity quantum information processors and high-accuracy optical clocks. The concern of designing such ion traps is their scalability. Current state-of-the-art ion trap relies on free space optics for ion control, which limits portability and scalability. The integration of photonics for on-chip light routing is therefore of high interest. To perform this, an opening at the centre of the surface electrode is required to allow for light propagation. We demonstrate the modelling of ion traps with different openings design using COMSOL Multiphysics and evaluate the corresponding trapping performance, in particular the trapping height and trapping depth. We simulate through sweeping different locations for the opening (constant size of 20x20μm) along the axial direction. Observations done are mainly from the electric field distributions obtained from simulations. A trend in the plot is seen for each sweep location values. Similarly, we sweep through different opening sizes to investigate the ion trapping performance.
author2 Tan Chuan Seng
author_facet Tan Chuan Seng
Putra, Nicholas Kenneth Naga
format Student Research Paper
author Putra, Nicholas Kenneth Naga
author_sort Putra, Nicholas Kenneth Naga
title Design and verification for surface electrode openings of ion trap for scalable quantum computing
title_short Design and verification for surface electrode openings of ion trap for scalable quantum computing
title_full Design and verification for surface electrode openings of ion trap for scalable quantum computing
title_fullStr Design and verification for surface electrode openings of ion trap for scalable quantum computing
title_full_unstemmed Design and verification for surface electrode openings of ion trap for scalable quantum computing
title_sort design and verification for surface electrode openings of ion trap for scalable quantum computing
publisher Nanyang Technological University
publishDate 2022
url https://hdl.handle.net/10356/157994
_version_ 1738844780927909888