Design of high speed advanced encryption standard (AES) encryption circuit

With the fast development of Internet network to share information and communicate from all over the world, the security of the information has become imperative. In order to meet the demand of encoding a huge amount of data, this thesis introduced a high-speed 128-bit AES encryption circuit. Th...

Full description

Saved in:
Bibliographic Details
Main Author: Li, Lantian
Other Authors: Gwee Bah Hwee
Format: Thesis-Master by Coursework
Language:English
Published: Nanyang Technological University 2022
Subjects:
Online Access:https://hdl.handle.net/10356/158428
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-158428
record_format dspace
spelling sg-ntu-dr.10356-1584282023-07-04T17:45:57Z Design of high speed advanced encryption standard (AES) encryption circuit Li, Lantian Gwee Bah Hwee School of Electrical and Electronic Engineering ebhgwee@ntu.edu.sg Engineering::Electrical and electronic engineering::Electronic circuits With the fast development of Internet network to share information and communicate from all over the world, the security of the information has become imperative. In order to meet the demand of encoding a huge amount of data, this thesis introduced a high-speed 128-bit AES encryption circuit. The main contribution of this thesis is to state two kinds of AES circuit design. It investigated and designed the architecture and analyzed the rtl code of each kind of AES circuit. By comparing the post-synthesis simulation of two AES circuits, the optimized circuit improves the throughput effectively. The proposed optimized high-speed 128-bit AES encryption circuit has a throughput about 5 times higher than the standard design. Master of Science (Electronics) 2022-05-25T05:55:38Z 2022-05-25T05:55:38Z 2022 Thesis-Master by Coursework Li, L. (2022). Design of high speed advanced encryption standard (AES) encryption circuit. Master's thesis, Nanyang Technological University, Singapore. https://hdl.handle.net/10356/158428 https://hdl.handle.net/10356/158428 en application/pdf Nanyang Technological University
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic Engineering::Electrical and electronic engineering::Electronic circuits
spellingShingle Engineering::Electrical and electronic engineering::Electronic circuits
Li, Lantian
Design of high speed advanced encryption standard (AES) encryption circuit
description With the fast development of Internet network to share information and communicate from all over the world, the security of the information has become imperative. In order to meet the demand of encoding a huge amount of data, this thesis introduced a high-speed 128-bit AES encryption circuit. The main contribution of this thesis is to state two kinds of AES circuit design. It investigated and designed the architecture and analyzed the rtl code of each kind of AES circuit. By comparing the post-synthesis simulation of two AES circuits, the optimized circuit improves the throughput effectively. The proposed optimized high-speed 128-bit AES encryption circuit has a throughput about 5 times higher than the standard design.
author2 Gwee Bah Hwee
author_facet Gwee Bah Hwee
Li, Lantian
format Thesis-Master by Coursework
author Li, Lantian
author_sort Li, Lantian
title Design of high speed advanced encryption standard (AES) encryption circuit
title_short Design of high speed advanced encryption standard (AES) encryption circuit
title_full Design of high speed advanced encryption standard (AES) encryption circuit
title_fullStr Design of high speed advanced encryption standard (AES) encryption circuit
title_full_unstemmed Design of high speed advanced encryption standard (AES) encryption circuit
title_sort design of high speed advanced encryption standard (aes) encryption circuit
publisher Nanyang Technological University
publishDate 2022
url https://hdl.handle.net/10356/158428
_version_ 1772828926737907712