Energy-efficient hardware accelerators based on bit-serial graph and memory-centric computing architectures

As semiconductor process technology nodes have shrunk over the past few decades, the complexity of application-specific integrated circuits (ASICs) has grown significantly. Emerging ASICs have been widely explored to accelerate various algorithms with high energy efficiency, including machine learni...

全面介紹

Saved in:
書目詳細資料
主要作者: Mu, Junjie
其他作者: Kim Tae Hyoung
格式: Thesis-Doctor of Philosophy
語言:English
出版: Nanyang Technological University 2023
主題:
在線閱讀:https://hdl.handle.net/10356/165577
標簽: 添加標簽
沒有標簽, 成為第一個標記此記錄!