Energy-efficient hardware accelerators based on bit-serial graph and memory-centric computing architectures
As semiconductor process technology nodes have shrunk over the past few decades, the complexity of application-specific integrated circuits (ASICs) has grown significantly. Emerging ASICs have been widely explored to accelerate various algorithms with high energy efficiency, including machine learni...
Saved in:
Main Author: | Mu, Junjie |
---|---|
Other Authors: | Kim Tae Hyoung |
Format: | Thesis-Doctor of Philosophy |
Language: | English |
Published: |
Nanyang Technological University
2023
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/165577 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Energy efficient hardware accelerators based on memory-centric computing architecture
by: Yu, Chengshuo
Published: (2024) -
Adder and multiplier design for computing-in-memory architecture based on ReRAM
by: Zheng, Buyun
Published: (2023) -
32-bit low-delay arithmetic-logic unit
by: Mu, Yihao
Published: (2022) -
A hardware accelerated object recognition system using event-based image sensor
by: Ding, Ruoxi
Published: (2015) -
Power- and area-efficient analog-to-digital conversion for in-memory computing
by: Hans, Michael
Published: (2023)